source: DCWoRMS/branches/coolemall/example/airflowEstimation_result/Stats_Simulation_1_ResourceUtilization.txt @ 1559

Revision 1559, 90.8 KB checked in by wojtekp, 9 years ago (diff)
  • Property svn:mime-type set to text/plain
Line 
1utlization;rack_1;1225666800000;0.155;
2utlization;rack_1;1225668600000;0.202;
3utlization;rack_1;1225670400000;0.298;
4utlization;rack_1;1225674000000;0.274;
5utlization;rack_1;1225675800000;0.321;
6utlization;rack_1;1225676400000;0.345;
7utlization;rack_1;1225678400000;0.417;
8utlization;rack_1;1225679000000;0.452;
9utlization;rack_1;1225681200000;0.369;
10utlization;rack_1;1225683000000;0.345;
11utlization;rack_1;1225684800000;0.286;
12utlization;rack_1;1225685600000;0.274;
13utlization;rack_1;1225686200000;0.262;
14utlization;rack_1;1225686600000;0.238;
15utlization;rack_1;1225689200000;0.226;
16utlization;rack_1;1225689800000;0.214;
17utlization;rack_1;1225690200000;0.19;
18utlization;rack_1;1225690800000;0.167;
19utlization;rack_1;1225692800000;0.143;
20utlization;rack_1;1225693800000;0.119;
21utlization;rack_1;1225695600000;0.083;
22utlization;rack_1;1225699200000;0.06;
23utlization;rack_1;1225703600000;0.036;
24utlization;rack_1;1225704200000;0.024;
25utlization;rack_1;1225706400000;0;
26mean: 0.2121212121212121
27utlization;rack_1/BladeEnclosure_1;1225666800000;0.929;
28utlization;rack_1/BladeEnclosure_1;1225668600000;1;
29utlization;rack_1/BladeEnclosure_1;1225674000000;0.857;
30utlization;rack_1/BladeEnclosure_1;1225675800000;1;
31utlization;rack_1/BladeEnclosure_1;1225681200000;0.643;
32utlization;rack_1/BladeEnclosure_1;1225683000000;0.571;
33utlization;rack_1/BladeEnclosure_1;1225684800000;0.429;
34utlization;rack_1/BladeEnclosure_1;1225686600000;0.357;
35utlization;rack_1/BladeEnclosure_1;1225690200000;0.286;
36utlization;rack_1/BladeEnclosure_1;1225695600000;0.071;
37utlization;rack_1/BladeEnclosure_1;1225706400000;0;
38mean: 0.5194805194805194
39utlization;rack_1/BladeEnclosure_2;1225666800000;0;
40utlization;rack_1/BladeEnclosure_2;1225668600000;0.214;
41utlization;rack_1/BladeEnclosure_2;1225670400000;0.786;
42utlization;rack_1/BladeEnclosure_2;1225675800000;0.929;
43utlization;rack_1/BladeEnclosure_2;1225676400000;1;
44utlization;rack_1/BladeEnclosure_2;1225681200000;0.857;
45utlization;rack_1/BladeEnclosure_2;1225683000000;0.786;
46utlization;rack_1/BladeEnclosure_2;1225684800000;0.571;
47utlization;rack_1/BladeEnclosure_2;1225686600000;0.5;
48utlization;rack_1/BladeEnclosure_2;1225690200000;0.429;
49utlization;rack_1/BladeEnclosure_2;1225690800000;0.357;
50utlization;rack_1/BladeEnclosure_2;1225693800000;0.214;
51utlization;rack_1/BladeEnclosure_2;1225699200000;0.071;
52utlization;rack_1/BladeEnclosure_2;1225706400000;0;
53mean: 0.474025974025974
54utlization;rack_1/BladeEnclosure_3;1225666800000;0;
55utlization;rack_1/BladeEnclosure_3;1225676400000;0.071;
56utlization;rack_1/BladeEnclosure_3;1225678400000;0.5;
57utlization;rack_1/BladeEnclosure_3;1225679000000;0.714;
58utlization;rack_1/BladeEnclosure_3;1225685600000;0.643;
59utlization;rack_1/BladeEnclosure_3;1225686200000;0.571;
60utlization;rack_1/BladeEnclosure_3;1225689200000;0.5;
61utlization;rack_1/BladeEnclosure_3;1225689800000;0.429;
62utlization;rack_1/BladeEnclosure_3;1225690800000;0.357;
63utlization;rack_1/BladeEnclosure_3;1225692800000;0.214;
64utlization;rack_1/BladeEnclosure_3;1225703600000;0.071;
65utlization;rack_1/BladeEnclosure_3;1225704200000;0;
66utlization;rack_1/BladeEnclosure_3;1225706400000;0;
67mean: 0.2792207792207792
68utlization;rack_1/BladeEnclosure_4;1225666800000;0;
69utlization;rack_1/BladeEnclosure_4;1225706400000;0;
70mean: 0.0
71utlization;rack_1/BladeEnclosure_5;1225666800000;0;
72utlization;rack_1/BladeEnclosure_5;1225706400000;0;
73mean: 0.0
74utlization;rack_1/BladeEnclosure_6;1225666800000;0;
75utlization;rack_1/BladeEnclosure_6;1225706400000;0;
76mean: 0.0
77utlization;rack_1/BladeEnclosure_1/Node_1;1225666800000;1;
78utlization;rack_1/BladeEnclosure_1/Node_1;1225681200000;0;
79utlization;rack_1/BladeEnclosure_1/Node_1;1225706400000;0;
80mean: 0.36363636363636365
81utlization;rack_1/BladeEnclosure_1/Node_2;1225666800000;1;
82utlization;rack_1/BladeEnclosure_1/Node_2;1225695600000;0;
83utlization;rack_1/BladeEnclosure_1/Node_2;1225706400000;0;
84mean: 0.7272727272727273
85utlization;rack_1/BladeEnclosure_1/Node_3;1225666800000;1;
86utlization;rack_1/BladeEnclosure_1/Node_3;1225681200000;0;
87utlization;rack_1/BladeEnclosure_1/Node_3;1225706400000;0;
88mean: 0.36363636363636365
89utlization;rack_1/BladeEnclosure_1/Node_4;1225666800000;1;
90utlization;rack_1/BladeEnclosure_1/Node_4;1225681200000;0;
91utlization;rack_1/BladeEnclosure_1/Node_4;1225706400000;0;
92mean: 0.36363636363636365
93utlization;rack_1/BladeEnclosure_1/Node_5;1225666800000;1;
94utlization;rack_1/BladeEnclosure_1/Node_5;1225684800000;0;
95utlization;rack_1/BladeEnclosure_1/Node_5;1225706400000;0;
96mean: 0.45454545454545453
97utlization;rack_1/BladeEnclosure_1/Node_6;1225666800000;1;
98utlization;rack_1/BladeEnclosure_1/Node_6;1225706400000;0;
99mean: 1.0
100utlization;rack_1/BladeEnclosure_1/Node_7;1225666800000;1;
101utlization;rack_1/BladeEnclosure_1/Node_7;1225681200000;0;
102utlization;rack_1/BladeEnclosure_1/Node_7;1225706400000;0;
103mean: 0.36363636363636365
104utlization;rack_1/BladeEnclosure_1/Node_8;1225666800000;1;
105utlization;rack_1/BladeEnclosure_1/Node_8;1225695600000;0;
106utlization;rack_1/BladeEnclosure_1/Node_8;1225706400000;0;
107mean: 0.7272727272727273
108utlization;rack_1/BladeEnclosure_1/Node_9;1225666800000;1;
109utlization;rack_1/BladeEnclosure_1/Node_9;1225674000000;0;
110utlization;rack_1/BladeEnclosure_1/Node_9;1225675800000;1;
111utlization;rack_1/BladeEnclosure_1/Node_9;1225683000000;0;
112utlization;rack_1/BladeEnclosure_1/Node_9;1225706400000;0;
113mean: 0.36363636363636365
114utlization;rack_1/BladeEnclosure_1/Node_10;1225666800000;1;
115utlization;rack_1/BladeEnclosure_1/Node_10;1225684800000;0;
116utlization;rack_1/BladeEnclosure_1/Node_10;1225706400000;0;
117mean: 0.45454545454545453
118utlization;rack_1/BladeEnclosure_1/Node_11;1225666800000;1;
119utlization;rack_1/BladeEnclosure_1/Node_11;1225681200000;0;
120utlization;rack_1/BladeEnclosure_1/Node_11;1225706400000;0;
121mean: 0.36363636363636365
122utlization;rack_1/BladeEnclosure_1/Node_12;1225666800000;1;
123utlization;rack_1/BladeEnclosure_1/Node_12;1225695600000;0;
124utlization;rack_1/BladeEnclosure_1/Node_12;1225706400000;0;
125mean: 0.7272727272727273
126utlization;rack_1/BladeEnclosure_1/Node_13;1225666800000;1;
127utlization;rack_1/BladeEnclosure_1/Node_13;1225674000000;0;
128utlization;rack_1/BladeEnclosure_1/Node_13;1225675800000;1;
129utlization;rack_1/BladeEnclosure_1/Node_13;1225686600000;0;
130utlization;rack_1/BladeEnclosure_1/Node_13;1225706400000;0;
131mean: 0.45454545454545453
132utlization;rack_1/BladeEnclosure_1/Node_14;1225666800000;0;
133utlization;rack_1/BladeEnclosure_1/Node_14;1225668600000;1;
134utlization;rack_1/BladeEnclosure_1/Node_14;1225690200000;0;
135utlization;rack_1/BladeEnclosure_1/Node_14;1225706400000;0;
136mean: 0.5454545454545454
137utlization;rack_1/BladeEnclosure_2/Node_15;1225666800000;0;
138utlization;rack_1/BladeEnclosure_2/Node_15;1225668600000;1;
139utlization;rack_1/BladeEnclosure_2/Node_15;1225693800000;0;
140utlization;rack_1/BladeEnclosure_2/Node_15;1225706400000;0;
141mean: 0.6363636363636364
142utlization;rack_1/BladeEnclosure_2/Node_16;1225666800000;0;
143utlization;rack_1/BladeEnclosure_2/Node_16;1225668600000;1;
144utlization;rack_1/BladeEnclosure_2/Node_16;1225690200000;0;
145utlization;rack_1/BladeEnclosure_2/Node_16;1225706400000;0;
146mean: 0.5454545454545454
147utlization;rack_1/BladeEnclosure_2/Node_17;1225666800000;0;
148utlization;rack_1/BladeEnclosure_2/Node_17;1225668600000;1;
149utlization;rack_1/BladeEnclosure_2/Node_17;1225693800000;0;
150utlization;rack_1/BladeEnclosure_2/Node_17;1225706400000;0;
151mean: 0.6363636363636364
152utlization;rack_1/BladeEnclosure_2/Node_18;1225666800000;0;
153utlization;rack_1/BladeEnclosure_2/Node_18;1225670400000;1;
154utlization;rack_1/BladeEnclosure_2/Node_18;1225684800000;0;
155utlization;rack_1/BladeEnclosure_2/Node_18;1225706400000;0;
156mean: 0.36363636363636365
157utlization;rack_1/BladeEnclosure_2/Node_19;1225666800000;0;
158utlization;rack_1/BladeEnclosure_2/Node_19;1225670400000;1;
159utlization;rack_1/BladeEnclosure_2/Node_19;1225681200000;0;
160utlization;rack_1/BladeEnclosure_2/Node_19;1225706400000;0;
161mean: 0.2727272727272727
162utlization;rack_1/BladeEnclosure_2/Node_20;1225666800000;0;
163utlization;rack_1/BladeEnclosure_2/Node_20;1225670400000;1;
164utlization;rack_1/BladeEnclosure_2/Node_20;1225699200000;0;
165utlization;rack_1/BladeEnclosure_2/Node_20;1225706400000;0;
166mean: 0.7272727272727273
167utlization;rack_1/BladeEnclosure_2/Node_21;1225666800000;0;
168utlization;rack_1/BladeEnclosure_2/Node_21;1225670400000;1;
169utlization;rack_1/BladeEnclosure_2/Node_21;1225706400000;0;
170mean: 0.9090909090909091
171utlization;rack_1/BladeEnclosure_2/Node_22;1225666800000;0;
172utlization;rack_1/BladeEnclosure_2/Node_22;1225670400000;1;
173utlization;rack_1/BladeEnclosure_2/Node_22;1225684800000;0;
174utlization;rack_1/BladeEnclosure_2/Node_22;1225706400000;0;
175mean: 0.36363636363636365
176utlization;rack_1/BladeEnclosure_2/Node_23;1225666800000;0;
177utlization;rack_1/BladeEnclosure_2/Node_23;1225670400000;1;
178utlization;rack_1/BladeEnclosure_2/Node_23;1225681200000;0;
179utlization;rack_1/BladeEnclosure_2/Node_23;1225706400000;0;
180mean: 0.2727272727272727
181utlization;rack_1/BladeEnclosure_2/Node_24;1225666800000;0;
182utlization;rack_1/BladeEnclosure_2/Node_24;1225670400000;1;
183utlization;rack_1/BladeEnclosure_2/Node_24;1225684800000;0;
184utlization;rack_1/BladeEnclosure_2/Node_24;1225706400000;0;
185mean: 0.36363636363636365
186utlization;rack_1/BladeEnclosure_2/Node_25;1225666800000;0;
187utlization;rack_1/BladeEnclosure_2/Node_25;1225670400000;1;
188utlization;rack_1/BladeEnclosure_2/Node_25;1225699200000;0;
189utlization;rack_1/BladeEnclosure_2/Node_25;1225706400000;0;
190mean: 0.7272727272727273
191utlization;rack_1/BladeEnclosure_2/Node_26;1225666800000;0;
192utlization;rack_1/BladeEnclosure_2/Node_26;1225675800000;1;
193utlization;rack_1/BladeEnclosure_2/Node_26;1225683000000;0;
194utlization;rack_1/BladeEnclosure_2/Node_26;1225706400000;0;
195mean: 0.18181818181818182
196utlization;rack_1/BladeEnclosure_2/Node_27;1225666800000;0;
197utlization;rack_1/BladeEnclosure_2/Node_27;1225675800000;1;
198utlization;rack_1/BladeEnclosure_2/Node_27;1225686600000;0;
199utlization;rack_1/BladeEnclosure_2/Node_27;1225706400000;0;
200mean: 0.2727272727272727
201utlization;rack_1/BladeEnclosure_2/Node_28;1225666800000;0;
202utlization;rack_1/BladeEnclosure_2/Node_28;1225676400000;1;
203utlization;rack_1/BladeEnclosure_2/Node_28;1225690800000;0;
204utlization;rack_1/BladeEnclosure_2/Node_28;1225706400000;0;
205mean: 0.36363636363636365
206utlization;rack_1/BladeEnclosure_3/Node_29;1225666800000;0;
207utlization;rack_1/BladeEnclosure_3/Node_29;1225676400000;1;
208utlization;rack_1/BladeEnclosure_3/Node_29;1225690800000;0;
209utlization;rack_1/BladeEnclosure_3/Node_29;1225706400000;0;
210mean: 0.36363636363636365
211utlization;rack_1/BladeEnclosure_3/Node_30;1225666800000;0;
212utlization;rack_1/BladeEnclosure_3/Node_30;1225678400000;1;
213utlization;rack_1/BladeEnclosure_3/Node_30;1225703600000;0;
214utlization;rack_1/BladeEnclosure_3/Node_30;1225706400000;0;
215mean: 0.6363636363636364
216utlization;rack_1/BladeEnclosure_3/Node_31;1225666800000;0;
217utlization;rack_1/BladeEnclosure_3/Node_31;1225678400000;1;
218utlization;rack_1/BladeEnclosure_3/Node_31;1225692800000;0;
219utlization;rack_1/BladeEnclosure_3/Node_31;1225706400000;0;
220mean: 0.36363636363636365
221utlization;rack_1/BladeEnclosure_3/Node_32;1225666800000;0;
222utlization;rack_1/BladeEnclosure_3/Node_32;1225678400000;1;
223utlization;rack_1/BladeEnclosure_3/Node_32;1225685600000;0;
224utlization;rack_1/BladeEnclosure_3/Node_32;1225706400000;0;
225mean: 0.18181818181818182
226utlization;rack_1/BladeEnclosure_3/Node_33;1225666800000;0;
227utlization;rack_1/BladeEnclosure_3/Node_33;1225678400000;1;
228utlization;rack_1/BladeEnclosure_3/Node_33;1225703600000;0;
229utlization;rack_1/BladeEnclosure_3/Node_33;1225706400000;0;
230mean: 0.6363636363636364
231utlization;rack_1/BladeEnclosure_3/Node_34;1225666800000;0;
232utlization;rack_1/BladeEnclosure_3/Node_34;1225678400000;1;
233utlization;rack_1/BladeEnclosure_3/Node_34;1225692800000;0;
234utlization;rack_1/BladeEnclosure_3/Node_34;1225706400000;0;
235mean: 0.36363636363636365
236utlization;rack_1/BladeEnclosure_3/Node_35;1225666800000;0;
237utlization;rack_1/BladeEnclosure_3/Node_35;1225678400000;1;
238utlization;rack_1/BladeEnclosure_3/Node_35;1225689200000;0;
239utlization;rack_1/BladeEnclosure_3/Node_35;1225706400000;0;
240mean: 0.2727272727272727
241utlization;rack_1/BladeEnclosure_3/Node_36;1225666800000;0;
242utlization;rack_1/BladeEnclosure_3/Node_36;1225679000000;1;
243utlization;rack_1/BladeEnclosure_3/Node_36;1225704200000;0;
244utlization;rack_1/BladeEnclosure_3/Node_36;1225706400000;0;
245mean: 0.6363636363636364
246utlization;rack_1/BladeEnclosure_3/Node_37;1225666800000;0;
247utlization;rack_1/BladeEnclosure_3/Node_37;1225679000000;1;
248utlization;rack_1/BladeEnclosure_3/Node_37;1225686200000;0;
249utlization;rack_1/BladeEnclosure_3/Node_37;1225706400000;0;
250mean: 0.18181818181818182
251utlization;rack_1/BladeEnclosure_3/Node_38;1225666800000;0;
252utlization;rack_1/BladeEnclosure_3/Node_38;1225679000000;1;
253utlization;rack_1/BladeEnclosure_3/Node_38;1225689800000;0;
254utlization;rack_1/BladeEnclosure_3/Node_38;1225706400000;0;
255mean: 0.2727272727272727
256utlization;rack_1/BladeEnclosure_3/Node_39;1225666800000;0;
257utlization;rack_1/BladeEnclosure_3/Node_39;1225706400000;0;
258mean: 0.0
259utlization;rack_1/BladeEnclosure_3/Node_40;1225666800000;0;
260utlization;rack_1/BladeEnclosure_3/Node_40;1225706400000;0;
261mean: 0.0
262utlization;rack_1/BladeEnclosure_3/Node_41;1225666800000;0;
263utlization;rack_1/BladeEnclosure_3/Node_41;1225706400000;0;
264mean: 0.0
265utlization;rack_1/BladeEnclosure_3/Node_42;1225666800000;0;
266utlization;rack_1/BladeEnclosure_3/Node_42;1225706400000;0;
267mean: 0.0
268utlization;rack_1/BladeEnclosure_4/Node_43;1225666800000;0;
269utlization;rack_1/BladeEnclosure_4/Node_43;1225706400000;0;
270mean: 0.0
271utlization;rack_1/BladeEnclosure_4/Node_44;1225666800000;0;
272utlization;rack_1/BladeEnclosure_4/Node_44;1225706400000;0;
273mean: 0.0
274utlization;rack_1/BladeEnclosure_4/Node_45;1225666800000;0;
275utlization;rack_1/BladeEnclosure_4/Node_45;1225706400000;0;
276mean: 0.0
277utlization;rack_1/BladeEnclosure_4/Node_46;1225666800000;0;
278utlization;rack_1/BladeEnclosure_4/Node_46;1225706400000;0;
279mean: 0.0
280utlization;rack_1/BladeEnclosure_4/Node_47;1225666800000;0;
281utlization;rack_1/BladeEnclosure_4/Node_47;1225706400000;0;
282mean: 0.0
283utlization;rack_1/BladeEnclosure_4/Node_48;1225666800000;0;
284utlization;rack_1/BladeEnclosure_4/Node_48;1225706400000;0;
285mean: 0.0
286utlization;rack_1/BladeEnclosure_4/Node_49;1225666800000;0;
287utlization;rack_1/BladeEnclosure_4/Node_49;1225706400000;0;
288mean: 0.0
289utlization;rack_1/BladeEnclosure_4/Node_50;1225666800000;0;
290utlization;rack_1/BladeEnclosure_4/Node_50;1225706400000;0;
291mean: 0.0
292utlization;rack_1/BladeEnclosure_4/Node_51;1225666800000;0;
293utlization;rack_1/BladeEnclosure_4/Node_51;1225706400000;0;
294mean: 0.0
295utlization;rack_1/BladeEnclosure_4/Node_52;1225666800000;0;
296utlization;rack_1/BladeEnclosure_4/Node_52;1225706400000;0;
297mean: 0.0
298utlization;rack_1/BladeEnclosure_4/Node_53;1225666800000;0;
299utlization;rack_1/BladeEnclosure_4/Node_53;1225706400000;0;
300mean: 0.0
301utlization;rack_1/BladeEnclosure_4/Node_54;1225666800000;0;
302utlization;rack_1/BladeEnclosure_4/Node_54;1225706400000;0;
303mean: 0.0
304utlization;rack_1/BladeEnclosure_4/Node_55;1225666800000;0;
305utlization;rack_1/BladeEnclosure_4/Node_55;1225706400000;0;
306mean: 0.0
307utlization;rack_1/BladeEnclosure_4/Node_56;1225666800000;0;
308utlization;rack_1/BladeEnclosure_4/Node_56;1225706400000;0;
309mean: 0.0
310utlization;rack_1/BladeEnclosure_5/Node_57;1225666800000;0;
311utlization;rack_1/BladeEnclosure_5/Node_57;1225706400000;0;
312mean: 0.0
313utlization;rack_1/BladeEnclosure_5/Node_58;1225666800000;0;
314utlization;rack_1/BladeEnclosure_5/Node_58;1225706400000;0;
315mean: 0.0
316utlization;rack_1/BladeEnclosure_5/Node_59;1225666800000;0;
317utlization;rack_1/BladeEnclosure_5/Node_59;1225706400000;0;
318mean: 0.0
319utlization;rack_1/BladeEnclosure_5/Node_60;1225666800000;0;
320utlization;rack_1/BladeEnclosure_5/Node_60;1225706400000;0;
321mean: 0.0
322utlization;rack_1/BladeEnclosure_5/Node_61;1225666800000;0;
323utlization;rack_1/BladeEnclosure_5/Node_61;1225706400000;0;
324mean: 0.0
325utlization;rack_1/BladeEnclosure_5/Node_62;1225666800000;0;
326utlization;rack_1/BladeEnclosure_5/Node_62;1225706400000;0;
327mean: 0.0
328utlization;rack_1/BladeEnclosure_5/Node_63;1225666800000;0;
329utlization;rack_1/BladeEnclosure_5/Node_63;1225706400000;0;
330mean: 0.0
331utlization;rack_1/BladeEnclosure_5/Node_64;1225666800000;0;
332utlization;rack_1/BladeEnclosure_5/Node_64;1225706400000;0;
333mean: 0.0
334utlization;rack_1/BladeEnclosure_5/Node_65;1225666800000;0;
335utlization;rack_1/BladeEnclosure_5/Node_65;1225706400000;0;
336mean: 0.0
337utlization;rack_1/BladeEnclosure_5/Node_66;1225666800000;0;
338utlization;rack_1/BladeEnclosure_5/Node_66;1225706400000;0;
339mean: 0.0
340utlization;rack_1/BladeEnclosure_5/Node_67;1225666800000;0;
341utlization;rack_1/BladeEnclosure_5/Node_67;1225706400000;0;
342mean: 0.0
343utlization;rack_1/BladeEnclosure_5/Node_68;1225666800000;0;
344utlization;rack_1/BladeEnclosure_5/Node_68;1225706400000;0;
345mean: 0.0
346utlization;rack_1/BladeEnclosure_5/Node_69;1225666800000;0;
347utlization;rack_1/BladeEnclosure_5/Node_69;1225706400000;0;
348mean: 0.0
349utlization;rack_1/BladeEnclosure_5/Node_70;1225666800000;0;
350utlization;rack_1/BladeEnclosure_5/Node_70;1225706400000;0;
351mean: 0.0
352utlization;rack_1/BladeEnclosure_6/Node_71;1225666800000;0;
353utlization;rack_1/BladeEnclosure_6/Node_71;1225706400000;0;
354mean: 0.0
355utlization;rack_1/BladeEnclosure_6/Node_72;1225666800000;0;
356utlization;rack_1/BladeEnclosure_6/Node_72;1225706400000;0;
357mean: 0.0
358utlization;rack_1/BladeEnclosure_6/Node_73;1225666800000;0;
359utlization;rack_1/BladeEnclosure_6/Node_73;1225706400000;0;
360mean: 0.0
361utlization;rack_1/BladeEnclosure_6/Node_74;1225666800000;0;
362utlization;rack_1/BladeEnclosure_6/Node_74;1225706400000;0;
363mean: 0.0
364utlization;rack_1/BladeEnclosure_6/Node_75;1225666800000;0;
365utlization;rack_1/BladeEnclosure_6/Node_75;1225706400000;0;
366mean: 0.0
367utlization;rack_1/BladeEnclosure_6/Node_76;1225666800000;0;
368utlization;rack_1/BladeEnclosure_6/Node_76;1225706400000;0;
369mean: 0.0
370utlization;rack_1/BladeEnclosure_6/Node_77;1225666800000;0;
371utlization;rack_1/BladeEnclosure_6/Node_77;1225706400000;0;
372mean: 0.0
373utlization;rack_1/BladeEnclosure_6/Node_78;1225666800000;0;
374utlization;rack_1/BladeEnclosure_6/Node_78;1225706400000;0;
375mean: 0.0
376utlization;rack_1/BladeEnclosure_6/Node_79;1225666800000;0;
377utlization;rack_1/BladeEnclosure_6/Node_79;1225706400000;0;
378mean: 0.0
379utlization;rack_1/BladeEnclosure_6/Node_80;1225666800000;0;
380utlization;rack_1/BladeEnclosure_6/Node_80;1225706400000;0;
381mean: 0.0
382utlization;rack_1/BladeEnclosure_6/Node_81;1225666800000;0;
383utlization;rack_1/BladeEnclosure_6/Node_81;1225706400000;0;
384mean: 0.0
385utlization;rack_1/BladeEnclosure_6/Node_82;1225666800000;0;
386utlization;rack_1/BladeEnclosure_6/Node_82;1225706400000;0;
387mean: 0.0
388utlization;rack_1/BladeEnclosure_6/Node_83;1225666800000;0;
389utlization;rack_1/BladeEnclosure_6/Node_83;1225706400000;0;
390mean: 0.0
391utlization;rack_1/BladeEnclosure_6/Node_84;1225666800000;0;
392utlization;rack_1/BladeEnclosure_6/Node_84;1225706400000;0;
393mean: 0.0
394utlization;rack_1/BladeEnclosure_1/Node_1/Processor_1;1225666800000;1;
395utlization;rack_1/BladeEnclosure_1/Node_1/Processor_1;1225681200000;0;
396utlization;rack_1/BladeEnclosure_1/Node_1/Processor_1;1225706400000;0;
397mean: 0.36363636363636365
398utlization;rack_1/BladeEnclosure_1/Node_1/Processor_2;1225666800000;1;
399utlization;rack_1/BladeEnclosure_1/Node_1/Processor_2;1225681200000;0;
400utlization;rack_1/BladeEnclosure_1/Node_1/Processor_2;1225706400000;0;
401mean: 0.36363636363636365
402utlization;rack_1/BladeEnclosure_1/Node_1/Processor_3;1225666800000;1;
403utlization;rack_1/BladeEnclosure_1/Node_1/Processor_3;1225681200000;0;
404utlization;rack_1/BladeEnclosure_1/Node_1/Processor_3;1225706400000;0;
405mean: 0.36363636363636365
406utlization;rack_1/BladeEnclosure_1/Node_1/Processor_4;1225666800000;1;
407utlization;rack_1/BladeEnclosure_1/Node_1/Processor_4;1225681200000;0;
408utlization;rack_1/BladeEnclosure_1/Node_1/Processor_4;1225706400000;0;
409mean: 0.36363636363636365
410utlization;rack_1/BladeEnclosure_1/Node_2/Processor_5;1225666800000;1;
411utlization;rack_1/BladeEnclosure_1/Node_2/Processor_5;1225695600000;0;
412utlization;rack_1/BladeEnclosure_1/Node_2/Processor_5;1225706400000;0;
413mean: 0.7272727272727273
414utlization;rack_1/BladeEnclosure_1/Node_2/Processor_6;1225666800000;1;
415utlization;rack_1/BladeEnclosure_1/Node_2/Processor_6;1225695600000;0;
416utlization;rack_1/BladeEnclosure_1/Node_2/Processor_6;1225706400000;0;
417mean: 0.7272727272727273
418utlization;rack_1/BladeEnclosure_1/Node_2/Processor_7;1225666800000;1;
419utlization;rack_1/BladeEnclosure_1/Node_2/Processor_7;1225695600000;0;
420utlization;rack_1/BladeEnclosure_1/Node_2/Processor_7;1225706400000;0;
421mean: 0.7272727272727273
422utlization;rack_1/BladeEnclosure_1/Node_2/Processor_8;1225666800000;1;
423utlization;rack_1/BladeEnclosure_1/Node_2/Processor_8;1225695600000;0;
424utlization;rack_1/BladeEnclosure_1/Node_2/Processor_8;1225706400000;0;
425mean: 0.7272727272727273
426utlization;rack_1/BladeEnclosure_1/Node_3/Processor_9;1225666800000;1;
427utlization;rack_1/BladeEnclosure_1/Node_3/Processor_9;1225681200000;0;
428utlization;rack_1/BladeEnclosure_1/Node_3/Processor_9;1225706400000;0;
429mean: 0.36363636363636365
430utlization;rack_1/BladeEnclosure_1/Node_3/Processor_10;1225666800000;1;
431utlization;rack_1/BladeEnclosure_1/Node_3/Processor_10;1225681200000;0;
432utlization;rack_1/BladeEnclosure_1/Node_3/Processor_10;1225706400000;0;
433mean: 0.36363636363636365
434utlization;rack_1/BladeEnclosure_1/Node_3/Processor_11;1225666800000;1;
435utlization;rack_1/BladeEnclosure_1/Node_3/Processor_11;1225681200000;0;
436utlization;rack_1/BladeEnclosure_1/Node_3/Processor_11;1225706400000;0;
437mean: 0.36363636363636365
438utlization;rack_1/BladeEnclosure_1/Node_3/Processor_12;1225666800000;1;
439utlization;rack_1/BladeEnclosure_1/Node_3/Processor_12;1225681200000;0;
440utlization;rack_1/BladeEnclosure_1/Node_3/Processor_12;1225706400000;0;
441mean: 0.36363636363636365
442utlization;rack_1/BladeEnclosure_1/Node_4/Processor_13;1225666800000;1;
443utlization;rack_1/BladeEnclosure_1/Node_4/Processor_13;1225681200000;0;
444utlization;rack_1/BladeEnclosure_1/Node_4/Processor_13;1225706400000;0;
445mean: 0.36363636363636365
446utlization;rack_1/BladeEnclosure_1/Node_4/Processor_14;1225666800000;1;
447utlization;rack_1/BladeEnclosure_1/Node_4/Processor_14;1225681200000;0;
448utlization;rack_1/BladeEnclosure_1/Node_4/Processor_14;1225706400000;0;
449mean: 0.36363636363636365
450utlization;rack_1/BladeEnclosure_1/Node_4/Processor_15;1225666800000;1;
451utlization;rack_1/BladeEnclosure_1/Node_4/Processor_15;1225681200000;0;
452utlization;rack_1/BladeEnclosure_1/Node_4/Processor_15;1225706400000;0;
453mean: 0.36363636363636365
454utlization;rack_1/BladeEnclosure_1/Node_4/Processor_16;1225666800000;1;
455utlization;rack_1/BladeEnclosure_1/Node_4/Processor_16;1225681200000;0;
456utlization;rack_1/BladeEnclosure_1/Node_4/Processor_16;1225706400000;0;
457mean: 0.36363636363636365
458utlization;rack_1/BladeEnclosure_1/Node_5/Processor_17;1225666800000;1;
459utlization;rack_1/BladeEnclosure_1/Node_5/Processor_17;1225684800000;0;
460utlization;rack_1/BladeEnclosure_1/Node_5/Processor_17;1225706400000;0;
461mean: 0.45454545454545453
462utlization;rack_1/BladeEnclosure_1/Node_5/Processor_18;1225666800000;1;
463utlization;rack_1/BladeEnclosure_1/Node_5/Processor_18;1225684800000;0;
464utlization;rack_1/BladeEnclosure_1/Node_5/Processor_18;1225706400000;0;
465mean: 0.45454545454545453
466utlization;rack_1/BladeEnclosure_1/Node_5/Processor_19;1225666800000;1;
467utlization;rack_1/BladeEnclosure_1/Node_5/Processor_19;1225684800000;0;
468utlization;rack_1/BladeEnclosure_1/Node_5/Processor_19;1225706400000;0;
469mean: 0.45454545454545453
470utlization;rack_1/BladeEnclosure_1/Node_5/Processor_20;1225666800000;1;
471utlization;rack_1/BladeEnclosure_1/Node_5/Processor_20;1225684800000;0;
472utlization;rack_1/BladeEnclosure_1/Node_5/Processor_20;1225706400000;0;
473mean: 0.45454545454545453
474utlization;rack_1/BladeEnclosure_1/Node_6/Processor_21;1225666800000;1;
475utlization;rack_1/BladeEnclosure_1/Node_6/Processor_21;1225706400000;0;
476mean: 1.0
477utlization;rack_1/BladeEnclosure_1/Node_6/Processor_22;1225666800000;1;
478utlization;rack_1/BladeEnclosure_1/Node_6/Processor_22;1225706400000;0;
479mean: 1.0
480utlization;rack_1/BladeEnclosure_1/Node_6/Processor_23;1225666800000;1;
481utlization;rack_1/BladeEnclosure_1/Node_6/Processor_23;1225706400000;0;
482mean: 1.0
483utlization;rack_1/BladeEnclosure_1/Node_6/Processor_24;1225666800000;1;
484utlization;rack_1/BladeEnclosure_1/Node_6/Processor_24;1225706400000;0;
485mean: 1.0
486utlization;rack_1/BladeEnclosure_1/Node_7/Processor_25;1225666800000;1;
487utlization;rack_1/BladeEnclosure_1/Node_7/Processor_25;1225681200000;0;
488utlization;rack_1/BladeEnclosure_1/Node_7/Processor_25;1225706400000;0;
489mean: 0.36363636363636365
490utlization;rack_1/BladeEnclosure_1/Node_7/Processor_26;1225666800000;1;
491utlization;rack_1/BladeEnclosure_1/Node_7/Processor_26;1225681200000;0;
492utlization;rack_1/BladeEnclosure_1/Node_7/Processor_26;1225706400000;0;
493mean: 0.36363636363636365
494utlization;rack_1/BladeEnclosure_1/Node_7/Processor_27;1225666800000;1;
495utlization;rack_1/BladeEnclosure_1/Node_7/Processor_27;1225681200000;0;
496utlization;rack_1/BladeEnclosure_1/Node_7/Processor_27;1225706400000;0;
497mean: 0.36363636363636365
498utlization;rack_1/BladeEnclosure_1/Node_7/Processor_28;1225666800000;1;
499utlization;rack_1/BladeEnclosure_1/Node_7/Processor_28;1225681200000;0;
500utlization;rack_1/BladeEnclosure_1/Node_7/Processor_28;1225706400000;0;
501mean: 0.36363636363636365
502utlization;rack_1/BladeEnclosure_1/Node_8/Processor_29;1225666800000;1;
503utlization;rack_1/BladeEnclosure_1/Node_8/Processor_29;1225695600000;0;
504utlization;rack_1/BladeEnclosure_1/Node_8/Processor_29;1225706400000;0;
505mean: 0.7272727272727273
506utlization;rack_1/BladeEnclosure_1/Node_8/Processor_30;1225666800000;1;
507utlization;rack_1/BladeEnclosure_1/Node_8/Processor_30;1225695600000;0;
508utlization;rack_1/BladeEnclosure_1/Node_8/Processor_30;1225706400000;0;
509mean: 0.7272727272727273
510utlization;rack_1/BladeEnclosure_1/Node_8/Processor_31;1225666800000;1;
511utlization;rack_1/BladeEnclosure_1/Node_8/Processor_31;1225695600000;0;
512utlization;rack_1/BladeEnclosure_1/Node_8/Processor_31;1225706400000;0;
513mean: 0.7272727272727273
514utlization;rack_1/BladeEnclosure_1/Node_8/Processor_32;1225666800000;1;
515utlization;rack_1/BladeEnclosure_1/Node_8/Processor_32;1225695600000;0;
516utlization;rack_1/BladeEnclosure_1/Node_8/Processor_32;1225706400000;0;
517mean: 0.7272727272727273
518utlization;rack_1/BladeEnclosure_1/Node_9/Processor_33;1225666800000;1;
519utlization;rack_1/BladeEnclosure_1/Node_9/Processor_33;1225674000000;0;
520utlization;rack_1/BladeEnclosure_1/Node_9/Processor_33;1225675800000;1;
521utlization;rack_1/BladeEnclosure_1/Node_9/Processor_33;1225683000000;0;
522utlization;rack_1/BladeEnclosure_1/Node_9/Processor_33;1225706400000;0;
523mean: 0.36363636363636365
524utlization;rack_1/BladeEnclosure_1/Node_9/Processor_34;1225666800000;1;
525utlization;rack_1/BladeEnclosure_1/Node_9/Processor_34;1225674000000;0;
526utlization;rack_1/BladeEnclosure_1/Node_9/Processor_34;1225675800000;1;
527utlization;rack_1/BladeEnclosure_1/Node_9/Processor_34;1225683000000;0;
528utlization;rack_1/BladeEnclosure_1/Node_9/Processor_34;1225706400000;0;
529mean: 0.36363636363636365
530utlization;rack_1/BladeEnclosure_1/Node_9/Processor_35;1225666800000;1;
531utlization;rack_1/BladeEnclosure_1/Node_9/Processor_35;1225674000000;0;
532utlization;rack_1/BladeEnclosure_1/Node_9/Processor_35;1225675800000;1;
533utlization;rack_1/BladeEnclosure_1/Node_9/Processor_35;1225683000000;0;
534utlization;rack_1/BladeEnclosure_1/Node_9/Processor_35;1225706400000;0;
535mean: 0.36363636363636365
536utlization;rack_1/BladeEnclosure_1/Node_9/Processor_36;1225666800000;1;
537utlization;rack_1/BladeEnclosure_1/Node_9/Processor_36;1225674000000;0;
538utlization;rack_1/BladeEnclosure_1/Node_9/Processor_36;1225675800000;1;
539utlization;rack_1/BladeEnclosure_1/Node_9/Processor_36;1225683000000;0;
540utlization;rack_1/BladeEnclosure_1/Node_9/Processor_36;1225706400000;0;
541mean: 0.36363636363636365
542utlization;rack_1/BladeEnclosure_1/Node_10/Processor_37;1225666800000;1;
543utlization;rack_1/BladeEnclosure_1/Node_10/Processor_37;1225684800000;0;
544utlization;rack_1/BladeEnclosure_1/Node_10/Processor_37;1225706400000;0;
545mean: 0.45454545454545453
546utlization;rack_1/BladeEnclosure_1/Node_10/Processor_38;1225666800000;1;
547utlization;rack_1/BladeEnclosure_1/Node_10/Processor_38;1225684800000;0;
548utlization;rack_1/BladeEnclosure_1/Node_10/Processor_38;1225706400000;0;
549mean: 0.45454545454545453
550utlization;rack_1/BladeEnclosure_1/Node_10/Processor_39;1225666800000;1;
551utlization;rack_1/BladeEnclosure_1/Node_10/Processor_39;1225684800000;0;
552utlization;rack_1/BladeEnclosure_1/Node_10/Processor_39;1225706400000;0;
553mean: 0.45454545454545453
554utlization;rack_1/BladeEnclosure_1/Node_10/Processor_40;1225666800000;1;
555utlization;rack_1/BladeEnclosure_1/Node_10/Processor_40;1225684800000;0;
556utlization;rack_1/BladeEnclosure_1/Node_10/Processor_40;1225706400000;0;
557mean: 0.45454545454545453
558utlization;rack_1/BladeEnclosure_1/Node_11/Processor_41;1225666800000;1;
559utlization;rack_1/BladeEnclosure_1/Node_11/Processor_41;1225681200000;0;
560utlization;rack_1/BladeEnclosure_1/Node_11/Processor_41;1225706400000;0;
561mean: 0.36363636363636365
562utlization;rack_1/BladeEnclosure_1/Node_11/Processor_42;1225666800000;1;
563utlization;rack_1/BladeEnclosure_1/Node_11/Processor_42;1225681200000;0;
564utlization;rack_1/BladeEnclosure_1/Node_11/Processor_42;1225706400000;0;
565mean: 0.36363636363636365
566utlization;rack_1/BladeEnclosure_1/Node_11/Processor_43;1225666800000;1;
567utlization;rack_1/BladeEnclosure_1/Node_11/Processor_43;1225681200000;0;
568utlization;rack_1/BladeEnclosure_1/Node_11/Processor_43;1225706400000;0;
569mean: 0.36363636363636365
570utlization;rack_1/BladeEnclosure_1/Node_11/Processor_44;1225666800000;1;
571utlization;rack_1/BladeEnclosure_1/Node_11/Processor_44;1225681200000;0;
572utlization;rack_1/BladeEnclosure_1/Node_11/Processor_44;1225706400000;0;
573mean: 0.36363636363636365
574utlization;rack_1/BladeEnclosure_1/Node_12/Processor_45;1225666800000;1;
575utlization;rack_1/BladeEnclosure_1/Node_12/Processor_45;1225695600000;0;
576utlization;rack_1/BladeEnclosure_1/Node_12/Processor_45;1225706400000;0;
577mean: 0.7272727272727273
578utlization;rack_1/BladeEnclosure_1/Node_12/Processor_46;1225666800000;1;
579utlization;rack_1/BladeEnclosure_1/Node_12/Processor_46;1225695600000;0;
580utlization;rack_1/BladeEnclosure_1/Node_12/Processor_46;1225706400000;0;
581mean: 0.7272727272727273
582utlization;rack_1/BladeEnclosure_1/Node_12/Processor_47;1225666800000;1;
583utlization;rack_1/BladeEnclosure_1/Node_12/Processor_47;1225695600000;0;
584utlization;rack_1/BladeEnclosure_1/Node_12/Processor_47;1225706400000;0;
585mean: 0.7272727272727273
586utlization;rack_1/BladeEnclosure_1/Node_12/Processor_48;1225666800000;1;
587utlization;rack_1/BladeEnclosure_1/Node_12/Processor_48;1225695600000;0;
588utlization;rack_1/BladeEnclosure_1/Node_12/Processor_48;1225706400000;0;
589mean: 0.7272727272727273
590utlization;rack_1/BladeEnclosure_1/Node_13/Processor_49;1225666800000;1;
591utlization;rack_1/BladeEnclosure_1/Node_13/Processor_49;1225674000000;0;
592utlization;rack_1/BladeEnclosure_1/Node_13/Processor_49;1225675800000;1;
593utlization;rack_1/BladeEnclosure_1/Node_13/Processor_49;1225686600000;0;
594utlization;rack_1/BladeEnclosure_1/Node_13/Processor_49;1225706400000;0;
595mean: 0.45454545454545453
596utlization;rack_1/BladeEnclosure_1/Node_13/Processor_50;1225666800000;1;
597utlization;rack_1/BladeEnclosure_1/Node_13/Processor_50;1225674000000;0;
598utlization;rack_1/BladeEnclosure_1/Node_13/Processor_50;1225675800000;1;
599utlization;rack_1/BladeEnclosure_1/Node_13/Processor_50;1225686600000;0;
600utlization;rack_1/BladeEnclosure_1/Node_13/Processor_50;1225706400000;0;
601mean: 0.45454545454545453
602utlization;rack_1/BladeEnclosure_1/Node_13/Processor_51;1225666800000;1;
603utlization;rack_1/BladeEnclosure_1/Node_13/Processor_51;1225674000000;0;
604utlization;rack_1/BladeEnclosure_1/Node_13/Processor_51;1225675800000;1;
605utlization;rack_1/BladeEnclosure_1/Node_13/Processor_51;1225686600000;0;
606utlization;rack_1/BladeEnclosure_1/Node_13/Processor_51;1225706400000;0;
607mean: 0.45454545454545453
608utlization;rack_1/BladeEnclosure_1/Node_13/Processor_52;1225666800000;1;
609utlization;rack_1/BladeEnclosure_1/Node_13/Processor_52;1225674000000;0;
610utlization;rack_1/BladeEnclosure_1/Node_13/Processor_52;1225675800000;1;
611utlization;rack_1/BladeEnclosure_1/Node_13/Processor_52;1225686600000;0;
612utlization;rack_1/BladeEnclosure_1/Node_13/Processor_52;1225706400000;0;
613mean: 0.45454545454545453
614utlization;rack_1/BladeEnclosure_1/Node_14/Processor_53;1225666800000;0;
615utlization;rack_1/BladeEnclosure_1/Node_14/Processor_53;1225668600000;1;
616utlization;rack_1/BladeEnclosure_1/Node_14/Processor_53;1225690200000;0;
617utlization;rack_1/BladeEnclosure_1/Node_14/Processor_53;1225706400000;0;
618mean: 0.5454545454545454
619utlization;rack_1/BladeEnclosure_1/Node_14/Processor_54;1225666800000;0;
620utlization;rack_1/BladeEnclosure_1/Node_14/Processor_54;1225668600000;1;
621utlization;rack_1/BladeEnclosure_1/Node_14/Processor_54;1225690200000;0;
622utlization;rack_1/BladeEnclosure_1/Node_14/Processor_54;1225706400000;0;
623mean: 0.5454545454545454
624utlization;rack_1/BladeEnclosure_1/Node_14/Processor_55;1225666800000;0;
625utlization;rack_1/BladeEnclosure_1/Node_14/Processor_55;1225668600000;1;
626utlization;rack_1/BladeEnclosure_1/Node_14/Processor_55;1225690200000;0;
627utlization;rack_1/BladeEnclosure_1/Node_14/Processor_55;1225706400000;0;
628mean: 0.5454545454545454
629utlization;rack_1/BladeEnclosure_1/Node_14/Processor_56;1225666800000;0;
630utlization;rack_1/BladeEnclosure_1/Node_14/Processor_56;1225668600000;1;
631utlization;rack_1/BladeEnclosure_1/Node_14/Processor_56;1225690200000;0;
632utlization;rack_1/BladeEnclosure_1/Node_14/Processor_56;1225706400000;0;
633mean: 0.5454545454545454
634utlization;rack_1/BladeEnclosure_2/Node_15/Processor_57;1225666800000;0;
635utlization;rack_1/BladeEnclosure_2/Node_15/Processor_57;1225668600000;1;
636utlization;rack_1/BladeEnclosure_2/Node_15/Processor_57;1225693800000;0;
637utlization;rack_1/BladeEnclosure_2/Node_15/Processor_57;1225706400000;0;
638mean: 0.6363636363636364
639utlization;rack_1/BladeEnclosure_2/Node_15/Processor_58;1225666800000;0;
640utlization;rack_1/BladeEnclosure_2/Node_15/Processor_58;1225668600000;1;
641utlization;rack_1/BladeEnclosure_2/Node_15/Processor_58;1225693800000;0;
642utlization;rack_1/BladeEnclosure_2/Node_15/Processor_58;1225706400000;0;
643mean: 0.6363636363636364
644utlization;rack_1/BladeEnclosure_2/Node_15/Processor_59;1225666800000;0;
645utlization;rack_1/BladeEnclosure_2/Node_15/Processor_59;1225668600000;1;
646utlization;rack_1/BladeEnclosure_2/Node_15/Processor_59;1225693800000;0;
647utlization;rack_1/BladeEnclosure_2/Node_15/Processor_59;1225706400000;0;
648mean: 0.6363636363636364
649utlization;rack_1/BladeEnclosure_2/Node_15/Processor_60;1225666800000;0;
650utlization;rack_1/BladeEnclosure_2/Node_15/Processor_60;1225668600000;1;
651utlization;rack_1/BladeEnclosure_2/Node_15/Processor_60;1225693800000;0;
652utlization;rack_1/BladeEnclosure_2/Node_15/Processor_60;1225706400000;0;
653mean: 0.6363636363636364
654utlization;rack_1/BladeEnclosure_2/Node_16/Processor_61;1225666800000;0;
655utlization;rack_1/BladeEnclosure_2/Node_16/Processor_61;1225668600000;1;
656utlization;rack_1/BladeEnclosure_2/Node_16/Processor_61;1225690200000;0;
657utlization;rack_1/BladeEnclosure_2/Node_16/Processor_61;1225706400000;0;
658mean: 0.5454545454545454
659utlization;rack_1/BladeEnclosure_2/Node_16/Processor_62;1225666800000;0;
660utlization;rack_1/BladeEnclosure_2/Node_16/Processor_62;1225668600000;1;
661utlization;rack_1/BladeEnclosure_2/Node_16/Processor_62;1225690200000;0;
662utlization;rack_1/BladeEnclosure_2/Node_16/Processor_62;1225706400000;0;
663mean: 0.5454545454545454
664utlization;rack_1/BladeEnclosure_2/Node_16/Processor_63;1225666800000;0;
665utlization;rack_1/BladeEnclosure_2/Node_16/Processor_63;1225668600000;1;
666utlization;rack_1/BladeEnclosure_2/Node_16/Processor_63;1225690200000;0;
667utlization;rack_1/BladeEnclosure_2/Node_16/Processor_63;1225706400000;0;
668mean: 0.5454545454545454
669utlization;rack_1/BladeEnclosure_2/Node_16/Processor_64;1225666800000;0;
670utlization;rack_1/BladeEnclosure_2/Node_16/Processor_64;1225668600000;1;
671utlization;rack_1/BladeEnclosure_2/Node_16/Processor_64;1225690200000;0;
672utlization;rack_1/BladeEnclosure_2/Node_16/Processor_64;1225706400000;0;
673mean: 0.5454545454545454
674utlization;rack_1/BladeEnclosure_2/Node_17/Processor_65;1225666800000;0;
675utlization;rack_1/BladeEnclosure_2/Node_17/Processor_65;1225668600000;1;
676utlization;rack_1/BladeEnclosure_2/Node_17/Processor_65;1225693800000;0;
677utlization;rack_1/BladeEnclosure_2/Node_17/Processor_65;1225706400000;0;
678mean: 0.6363636363636364
679utlization;rack_1/BladeEnclosure_2/Node_17/Processor_66;1225666800000;0;
680utlization;rack_1/BladeEnclosure_2/Node_17/Processor_66;1225668600000;1;
681utlization;rack_1/BladeEnclosure_2/Node_17/Processor_66;1225693800000;0;
682utlization;rack_1/BladeEnclosure_2/Node_17/Processor_66;1225706400000;0;
683mean: 0.6363636363636364
684utlization;rack_1/BladeEnclosure_2/Node_17/Processor_67;1225666800000;0;
685utlization;rack_1/BladeEnclosure_2/Node_17/Processor_67;1225668600000;1;
686utlization;rack_1/BladeEnclosure_2/Node_17/Processor_67;1225693800000;0;
687utlization;rack_1/BladeEnclosure_2/Node_17/Processor_67;1225706400000;0;
688mean: 0.6363636363636364
689utlization;rack_1/BladeEnclosure_2/Node_17/Processor_68;1225666800000;0;
690utlization;rack_1/BladeEnclosure_2/Node_17/Processor_68;1225668600000;1;
691utlization;rack_1/BladeEnclosure_2/Node_17/Processor_68;1225693800000;0;
692utlization;rack_1/BladeEnclosure_2/Node_17/Processor_68;1225706400000;0;
693mean: 0.6363636363636364
694utlization;rack_1/BladeEnclosure_2/Node_18/Processor_69;1225666800000;0;
695utlization;rack_1/BladeEnclosure_2/Node_18/Processor_69;1225670400000;1;
696utlization;rack_1/BladeEnclosure_2/Node_18/Processor_69;1225684800000;0;
697utlization;rack_1/BladeEnclosure_2/Node_18/Processor_69;1225706400000;0;
698mean: 0.36363636363636365
699utlization;rack_1/BladeEnclosure_2/Node_18/Processor_70;1225666800000;0;
700utlization;rack_1/BladeEnclosure_2/Node_18/Processor_70;1225670400000;1;
701utlization;rack_1/BladeEnclosure_2/Node_18/Processor_70;1225684800000;0;
702utlization;rack_1/BladeEnclosure_2/Node_18/Processor_70;1225706400000;0;
703mean: 0.36363636363636365
704utlization;rack_1/BladeEnclosure_2/Node_18/Processor_71;1225666800000;0;
705utlization;rack_1/BladeEnclosure_2/Node_18/Processor_71;1225670400000;1;
706utlization;rack_1/BladeEnclosure_2/Node_18/Processor_71;1225684800000;0;
707utlization;rack_1/BladeEnclosure_2/Node_18/Processor_71;1225706400000;0;
708mean: 0.36363636363636365
709utlization;rack_1/BladeEnclosure_2/Node_18/Processor_72;1225666800000;0;
710utlization;rack_1/BladeEnclosure_2/Node_18/Processor_72;1225670400000;1;
711utlization;rack_1/BladeEnclosure_2/Node_18/Processor_72;1225684800000;0;
712utlization;rack_1/BladeEnclosure_2/Node_18/Processor_72;1225706400000;0;
713mean: 0.36363636363636365
714utlization;rack_1/BladeEnclosure_2/Node_19/Processor_73;1225666800000;0;
715utlization;rack_1/BladeEnclosure_2/Node_19/Processor_73;1225670400000;1;
716utlization;rack_1/BladeEnclosure_2/Node_19/Processor_73;1225681200000;0;
717utlization;rack_1/BladeEnclosure_2/Node_19/Processor_73;1225706400000;0;
718mean: 0.2727272727272727
719utlization;rack_1/BladeEnclosure_2/Node_19/Processor_74;1225666800000;0;
720utlization;rack_1/BladeEnclosure_2/Node_19/Processor_74;1225670400000;1;
721utlization;rack_1/BladeEnclosure_2/Node_19/Processor_74;1225681200000;0;
722utlization;rack_1/BladeEnclosure_2/Node_19/Processor_74;1225706400000;0;
723mean: 0.2727272727272727
724utlization;rack_1/BladeEnclosure_2/Node_19/Processor_75;1225666800000;0;
725utlization;rack_1/BladeEnclosure_2/Node_19/Processor_75;1225670400000;1;
726utlization;rack_1/BladeEnclosure_2/Node_19/Processor_75;1225681200000;0;
727utlization;rack_1/BladeEnclosure_2/Node_19/Processor_75;1225706400000;0;
728mean: 0.2727272727272727
729utlization;rack_1/BladeEnclosure_2/Node_19/Processor_76;1225666800000;0;
730utlization;rack_1/BladeEnclosure_2/Node_19/Processor_76;1225670400000;1;
731utlization;rack_1/BladeEnclosure_2/Node_19/Processor_76;1225681200000;0;
732utlization;rack_1/BladeEnclosure_2/Node_19/Processor_76;1225706400000;0;
733mean: 0.2727272727272727
734utlization;rack_1/BladeEnclosure_2/Node_20/Processor_77;1225666800000;0;
735utlization;rack_1/BladeEnclosure_2/Node_20/Processor_77;1225670400000;1;
736utlization;rack_1/BladeEnclosure_2/Node_20/Processor_77;1225699200000;0;
737utlization;rack_1/BladeEnclosure_2/Node_20/Processor_77;1225706400000;0;
738mean: 0.7272727272727273
739utlization;rack_1/BladeEnclosure_2/Node_20/Processor_78;1225666800000;0;
740utlization;rack_1/BladeEnclosure_2/Node_20/Processor_78;1225670400000;1;
741utlization;rack_1/BladeEnclosure_2/Node_20/Processor_78;1225699200000;0;
742utlization;rack_1/BladeEnclosure_2/Node_20/Processor_78;1225706400000;0;
743mean: 0.7272727272727273
744utlization;rack_1/BladeEnclosure_2/Node_20/Processor_79;1225666800000;0;
745utlization;rack_1/BladeEnclosure_2/Node_20/Processor_79;1225670400000;1;
746utlization;rack_1/BladeEnclosure_2/Node_20/Processor_79;1225699200000;0;
747utlization;rack_1/BladeEnclosure_2/Node_20/Processor_79;1225706400000;0;
748mean: 0.7272727272727273
749utlization;rack_1/BladeEnclosure_2/Node_20/Processor_80;1225666800000;0;
750utlization;rack_1/BladeEnclosure_2/Node_20/Processor_80;1225670400000;1;
751utlization;rack_1/BladeEnclosure_2/Node_20/Processor_80;1225699200000;0;
752utlization;rack_1/BladeEnclosure_2/Node_20/Processor_80;1225706400000;0;
753mean: 0.7272727272727273
754utlization;rack_1/BladeEnclosure_2/Node_21/Processor_81;1225666800000;0;
755utlization;rack_1/BladeEnclosure_2/Node_21/Processor_81;1225670400000;1;
756utlization;rack_1/BladeEnclosure_2/Node_21/Processor_81;1225706400000;0;
757mean: 0.9090909090909091
758utlization;rack_1/BladeEnclosure_2/Node_21/Processor_82;1225666800000;0;
759utlization;rack_1/BladeEnclosure_2/Node_21/Processor_82;1225670400000;1;
760utlization;rack_1/BladeEnclosure_2/Node_21/Processor_82;1225706400000;0;
761mean: 0.9090909090909091
762utlization;rack_1/BladeEnclosure_2/Node_21/Processor_83;1225666800000;0;
763utlization;rack_1/BladeEnclosure_2/Node_21/Processor_83;1225670400000;1;
764utlization;rack_1/BladeEnclosure_2/Node_21/Processor_83;1225706400000;0;
765mean: 0.9090909090909091
766utlization;rack_1/BladeEnclosure_2/Node_21/Processor_84;1225666800000;0;
767utlization;rack_1/BladeEnclosure_2/Node_21/Processor_84;1225670400000;1;
768utlization;rack_1/BladeEnclosure_2/Node_21/Processor_84;1225706400000;0;
769mean: 0.9090909090909091
770utlization;rack_1/BladeEnclosure_2/Node_22/Processor_85;1225666800000;0;
771utlization;rack_1/BladeEnclosure_2/Node_22/Processor_85;1225670400000;1;
772utlization;rack_1/BladeEnclosure_2/Node_22/Processor_85;1225684800000;0;
773utlization;rack_1/BladeEnclosure_2/Node_22/Processor_85;1225706400000;0;
774mean: 0.36363636363636365
775utlization;rack_1/BladeEnclosure_2/Node_22/Processor_86;1225666800000;0;
776utlization;rack_1/BladeEnclosure_2/Node_22/Processor_86;1225670400000;1;
777utlization;rack_1/BladeEnclosure_2/Node_22/Processor_86;1225684800000;0;
778utlization;rack_1/BladeEnclosure_2/Node_22/Processor_86;1225706400000;0;
779mean: 0.36363636363636365
780utlization;rack_1/BladeEnclosure_2/Node_22/Processor_87;1225666800000;0;
781utlization;rack_1/BladeEnclosure_2/Node_22/Processor_87;1225670400000;1;
782utlization;rack_1/BladeEnclosure_2/Node_22/Processor_87;1225684800000;0;
783utlization;rack_1/BladeEnclosure_2/Node_22/Processor_87;1225706400000;0;
784mean: 0.36363636363636365
785utlization;rack_1/BladeEnclosure_2/Node_22/Processor_88;1225666800000;0;
786utlization;rack_1/BladeEnclosure_2/Node_22/Processor_88;1225670400000;1;
787utlization;rack_1/BladeEnclosure_2/Node_22/Processor_88;1225684800000;0;
788utlization;rack_1/BladeEnclosure_2/Node_22/Processor_88;1225706400000;0;
789mean: 0.36363636363636365
790utlization;rack_1/BladeEnclosure_2/Node_23/Processor_89;1225666800000;0;
791utlization;rack_1/BladeEnclosure_2/Node_23/Processor_89;1225670400000;1;
792utlization;rack_1/BladeEnclosure_2/Node_23/Processor_89;1225681200000;0;
793utlization;rack_1/BladeEnclosure_2/Node_23/Processor_89;1225706400000;0;
794mean: 0.2727272727272727
795utlization;rack_1/BladeEnclosure_2/Node_23/Processor_90;1225666800000;0;
796utlization;rack_1/BladeEnclosure_2/Node_23/Processor_90;1225670400000;1;
797utlization;rack_1/BladeEnclosure_2/Node_23/Processor_90;1225681200000;0;
798utlization;rack_1/BladeEnclosure_2/Node_23/Processor_90;1225706400000;0;
799mean: 0.2727272727272727
800utlization;rack_1/BladeEnclosure_2/Node_23/Processor_91;1225666800000;0;
801utlization;rack_1/BladeEnclosure_2/Node_23/Processor_91;1225670400000;1;
802utlization;rack_1/BladeEnclosure_2/Node_23/Processor_91;1225681200000;0;
803utlization;rack_1/BladeEnclosure_2/Node_23/Processor_91;1225706400000;0;
804mean: 0.2727272727272727
805utlization;rack_1/BladeEnclosure_2/Node_23/Processor_92;1225666800000;0;
806utlization;rack_1/BladeEnclosure_2/Node_23/Processor_92;1225670400000;1;
807utlization;rack_1/BladeEnclosure_2/Node_23/Processor_92;1225681200000;0;
808utlization;rack_1/BladeEnclosure_2/Node_23/Processor_92;1225706400000;0;
809mean: 0.2727272727272727
810utlization;rack_1/BladeEnclosure_2/Node_24/Processor_93;1225666800000;0;
811utlization;rack_1/BladeEnclosure_2/Node_24/Processor_93;1225670400000;1;
812utlization;rack_1/BladeEnclosure_2/Node_24/Processor_93;1225684800000;0;
813utlization;rack_1/BladeEnclosure_2/Node_24/Processor_93;1225706400000;0;
814mean: 0.36363636363636365
815utlization;rack_1/BladeEnclosure_2/Node_24/Processor_94;1225666800000;0;
816utlization;rack_1/BladeEnclosure_2/Node_24/Processor_94;1225670400000;1;
817utlization;rack_1/BladeEnclosure_2/Node_24/Processor_94;1225684800000;0;
818utlization;rack_1/BladeEnclosure_2/Node_24/Processor_94;1225706400000;0;
819mean: 0.36363636363636365
820utlization;rack_1/BladeEnclosure_2/Node_24/Processor_95;1225666800000;0;
821utlization;rack_1/BladeEnclosure_2/Node_24/Processor_95;1225670400000;1;
822utlization;rack_1/BladeEnclosure_2/Node_24/Processor_95;1225684800000;0;
823utlization;rack_1/BladeEnclosure_2/Node_24/Processor_95;1225706400000;0;
824mean: 0.36363636363636365
825utlization;rack_1/BladeEnclosure_2/Node_24/Processor_96;1225666800000;0;
826utlization;rack_1/BladeEnclosure_2/Node_24/Processor_96;1225670400000;1;
827utlization;rack_1/BladeEnclosure_2/Node_24/Processor_96;1225684800000;0;
828utlization;rack_1/BladeEnclosure_2/Node_24/Processor_96;1225706400000;0;
829mean: 0.36363636363636365
830utlization;rack_1/BladeEnclosure_2/Node_25/Processor_97;1225666800000;0;
831utlization;rack_1/BladeEnclosure_2/Node_25/Processor_97;1225670400000;1;
832utlization;rack_1/BladeEnclosure_2/Node_25/Processor_97;1225699200000;0;
833utlization;rack_1/BladeEnclosure_2/Node_25/Processor_97;1225706400000;0;
834mean: 0.7272727272727273
835utlization;rack_1/BladeEnclosure_2/Node_25/Processor_98;1225666800000;0;
836utlization;rack_1/BladeEnclosure_2/Node_25/Processor_98;1225670400000;1;
837utlization;rack_1/BladeEnclosure_2/Node_25/Processor_98;1225699200000;0;
838utlization;rack_1/BladeEnclosure_2/Node_25/Processor_98;1225706400000;0;
839mean: 0.7272727272727273
840utlization;rack_1/BladeEnclosure_2/Node_25/Processor_99;1225666800000;0;
841utlization;rack_1/BladeEnclosure_2/Node_25/Processor_99;1225670400000;1;
842utlization;rack_1/BladeEnclosure_2/Node_25/Processor_99;1225699200000;0;
843utlization;rack_1/BladeEnclosure_2/Node_25/Processor_99;1225706400000;0;
844mean: 0.7272727272727273
845utlization;rack_1/BladeEnclosure_2/Node_25/Processor_100;1225666800000;0;
846utlization;rack_1/BladeEnclosure_2/Node_25/Processor_100;1225670400000;1;
847utlization;rack_1/BladeEnclosure_2/Node_25/Processor_100;1225699200000;0;
848utlization;rack_1/BladeEnclosure_2/Node_25/Processor_100;1225706400000;0;
849mean: 0.7272727272727273
850utlization;rack_1/BladeEnclosure_2/Node_26/Processor_101;1225666800000;0;
851utlization;rack_1/BladeEnclosure_2/Node_26/Processor_101;1225675800000;1;
852utlization;rack_1/BladeEnclosure_2/Node_26/Processor_101;1225683000000;0;
853utlization;rack_1/BladeEnclosure_2/Node_26/Processor_101;1225706400000;0;
854mean: 0.18181818181818182
855utlization;rack_1/BladeEnclosure_2/Node_26/Processor_102;1225666800000;0;
856utlization;rack_1/BladeEnclosure_2/Node_26/Processor_102;1225675800000;1;
857utlization;rack_1/BladeEnclosure_2/Node_26/Processor_102;1225683000000;0;
858utlization;rack_1/BladeEnclosure_2/Node_26/Processor_102;1225706400000;0;
859mean: 0.18181818181818182
860utlization;rack_1/BladeEnclosure_2/Node_26/Processor_103;1225666800000;0;
861utlization;rack_1/BladeEnclosure_2/Node_26/Processor_103;1225675800000;1;
862utlization;rack_1/BladeEnclosure_2/Node_26/Processor_103;1225683000000;0;
863utlization;rack_1/BladeEnclosure_2/Node_26/Processor_103;1225706400000;0;
864mean: 0.18181818181818182
865utlization;rack_1/BladeEnclosure_2/Node_26/Processor_104;1225666800000;0;
866utlization;rack_1/BladeEnclosure_2/Node_26/Processor_104;1225675800000;1;
867utlization;rack_1/BladeEnclosure_2/Node_26/Processor_104;1225683000000;0;
868utlization;rack_1/BladeEnclosure_2/Node_26/Processor_104;1225706400000;0;
869mean: 0.18181818181818182
870utlization;rack_1/BladeEnclosure_2/Node_27/Processor_105;1225666800000;0;
871utlization;rack_1/BladeEnclosure_2/Node_27/Processor_105;1225675800000;1;
872utlization;rack_1/BladeEnclosure_2/Node_27/Processor_105;1225686600000;0;
873utlization;rack_1/BladeEnclosure_2/Node_27/Processor_105;1225706400000;0;
874mean: 0.2727272727272727
875utlization;rack_1/BladeEnclosure_2/Node_27/Processor_106;1225666800000;0;
876utlization;rack_1/BladeEnclosure_2/Node_27/Processor_106;1225675800000;1;
877utlization;rack_1/BladeEnclosure_2/Node_27/Processor_106;1225686600000;0;
878utlization;rack_1/BladeEnclosure_2/Node_27/Processor_106;1225706400000;0;
879mean: 0.2727272727272727
880utlization;rack_1/BladeEnclosure_2/Node_27/Processor_107;1225666800000;0;
881utlization;rack_1/BladeEnclosure_2/Node_27/Processor_107;1225675800000;1;
882utlization;rack_1/BladeEnclosure_2/Node_27/Processor_107;1225686600000;0;
883utlization;rack_1/BladeEnclosure_2/Node_27/Processor_107;1225706400000;0;
884mean: 0.2727272727272727
885utlization;rack_1/BladeEnclosure_2/Node_27/Processor_108;1225666800000;0;
886utlization;rack_1/BladeEnclosure_2/Node_27/Processor_108;1225675800000;1;
887utlization;rack_1/BladeEnclosure_2/Node_27/Processor_108;1225686600000;0;
888utlization;rack_1/BladeEnclosure_2/Node_27/Processor_108;1225706400000;0;
889mean: 0.2727272727272727
890utlization;rack_1/BladeEnclosure_2/Node_28/Processor_109;1225666800000;0;
891utlization;rack_1/BladeEnclosure_2/Node_28/Processor_109;1225676400000;1;
892utlization;rack_1/BladeEnclosure_2/Node_28/Processor_109;1225690800000;0;
893utlization;rack_1/BladeEnclosure_2/Node_28/Processor_109;1225706400000;0;
894mean: 0.36363636363636365
895utlization;rack_1/BladeEnclosure_2/Node_28/Processor_110;1225666800000;0;
896utlization;rack_1/BladeEnclosure_2/Node_28/Processor_110;1225676400000;1;
897utlization;rack_1/BladeEnclosure_2/Node_28/Processor_110;1225690800000;0;
898utlization;rack_1/BladeEnclosure_2/Node_28/Processor_110;1225706400000;0;
899mean: 0.36363636363636365
900utlization;rack_1/BladeEnclosure_2/Node_28/Processor_111;1225666800000;0;
901utlization;rack_1/BladeEnclosure_2/Node_28/Processor_111;1225676400000;1;
902utlization;rack_1/BladeEnclosure_2/Node_28/Processor_111;1225690800000;0;
903utlization;rack_1/BladeEnclosure_2/Node_28/Processor_111;1225706400000;0;
904mean: 0.36363636363636365
905utlization;rack_1/BladeEnclosure_2/Node_28/Processor_112;1225666800000;0;
906utlization;rack_1/BladeEnclosure_2/Node_28/Processor_112;1225676400000;1;
907utlization;rack_1/BladeEnclosure_2/Node_28/Processor_112;1225690800000;0;
908utlization;rack_1/BladeEnclosure_2/Node_28/Processor_112;1225706400000;0;
909mean: 0.36363636363636365
910utlization;rack_1/BladeEnclosure_3/Node_29/Processor_113;1225666800000;0;
911utlization;rack_1/BladeEnclosure_3/Node_29/Processor_113;1225676400000;1;
912utlization;rack_1/BladeEnclosure_3/Node_29/Processor_113;1225690800000;0;
913utlization;rack_1/BladeEnclosure_3/Node_29/Processor_113;1225706400000;0;
914mean: 0.36363636363636365
915utlization;rack_1/BladeEnclosure_3/Node_29/Processor_114;1225666800000;0;
916utlization;rack_1/BladeEnclosure_3/Node_29/Processor_114;1225676400000;1;
917utlization;rack_1/BladeEnclosure_3/Node_29/Processor_114;1225690800000;0;
918utlization;rack_1/BladeEnclosure_3/Node_29/Processor_114;1225706400000;0;
919mean: 0.36363636363636365
920utlization;rack_1/BladeEnclosure_3/Node_29/Processor_115;1225666800000;0;
921utlization;rack_1/BladeEnclosure_3/Node_29/Processor_115;1225676400000;1;
922utlization;rack_1/BladeEnclosure_3/Node_29/Processor_115;1225690800000;0;
923utlization;rack_1/BladeEnclosure_3/Node_29/Processor_115;1225706400000;0;
924mean: 0.36363636363636365
925utlization;rack_1/BladeEnclosure_3/Node_29/Processor_116;1225666800000;0;
926utlization;rack_1/BladeEnclosure_3/Node_29/Processor_116;1225676400000;1;
927utlization;rack_1/BladeEnclosure_3/Node_29/Processor_116;1225690800000;0;
928utlization;rack_1/BladeEnclosure_3/Node_29/Processor_116;1225706400000;0;
929mean: 0.36363636363636365
930utlization;rack_1/BladeEnclosure_3/Node_30/Processor_117;1225666800000;0;
931utlization;rack_1/BladeEnclosure_3/Node_30/Processor_117;1225678400000;1;
932utlization;rack_1/BladeEnclosure_3/Node_30/Processor_117;1225703600000;0;
933utlization;rack_1/BladeEnclosure_3/Node_30/Processor_117;1225706400000;0;
934mean: 0.6363636363636364
935utlization;rack_1/BladeEnclosure_3/Node_30/Processor_118;1225666800000;0;
936utlization;rack_1/BladeEnclosure_3/Node_30/Processor_118;1225678400000;1;
937utlization;rack_1/BladeEnclosure_3/Node_30/Processor_118;1225703600000;0;
938utlization;rack_1/BladeEnclosure_3/Node_30/Processor_118;1225706400000;0;
939mean: 0.6363636363636364
940utlization;rack_1/BladeEnclosure_3/Node_30/Processor_119;1225666800000;0;
941utlization;rack_1/BladeEnclosure_3/Node_30/Processor_119;1225678400000;1;
942utlization;rack_1/BladeEnclosure_3/Node_30/Processor_119;1225703600000;0;
943utlization;rack_1/BladeEnclosure_3/Node_30/Processor_119;1225706400000;0;
944mean: 0.6363636363636364
945utlization;rack_1/BladeEnclosure_3/Node_30/Processor_120;1225666800000;0;
946utlization;rack_1/BladeEnclosure_3/Node_30/Processor_120;1225678400000;1;
947utlization;rack_1/BladeEnclosure_3/Node_30/Processor_120;1225703600000;0;
948utlization;rack_1/BladeEnclosure_3/Node_30/Processor_120;1225706400000;0;
949mean: 0.6363636363636364
950utlization;rack_1/BladeEnclosure_3/Node_31/Processor_121;1225666800000;0;
951utlization;rack_1/BladeEnclosure_3/Node_31/Processor_121;1225678400000;1;
952utlization;rack_1/BladeEnclosure_3/Node_31/Processor_121;1225692800000;0;
953utlization;rack_1/BladeEnclosure_3/Node_31/Processor_121;1225706400000;0;
954mean: 0.36363636363636365
955utlization;rack_1/BladeEnclosure_3/Node_31/Processor_122;1225666800000;0;
956utlization;rack_1/BladeEnclosure_3/Node_31/Processor_122;1225678400000;1;
957utlization;rack_1/BladeEnclosure_3/Node_31/Processor_122;1225692800000;0;
958utlization;rack_1/BladeEnclosure_3/Node_31/Processor_122;1225706400000;0;
959mean: 0.36363636363636365
960utlization;rack_1/BladeEnclosure_3/Node_31/Processor_123;1225666800000;0;
961utlization;rack_1/BladeEnclosure_3/Node_31/Processor_123;1225678400000;1;
962utlization;rack_1/BladeEnclosure_3/Node_31/Processor_123;1225692800000;0;
963utlization;rack_1/BladeEnclosure_3/Node_31/Processor_123;1225706400000;0;
964mean: 0.36363636363636365
965utlization;rack_1/BladeEnclosure_3/Node_31/Processor_124;1225666800000;0;
966utlization;rack_1/BladeEnclosure_3/Node_31/Processor_124;1225678400000;1;
967utlization;rack_1/BladeEnclosure_3/Node_31/Processor_124;1225692800000;0;
968utlization;rack_1/BladeEnclosure_3/Node_31/Processor_124;1225706400000;0;
969mean: 0.36363636363636365
970utlization;rack_1/BladeEnclosure_3/Node_32/Processor_125;1225666800000;0;
971utlization;rack_1/BladeEnclosure_3/Node_32/Processor_125;1225678400000;1;
972utlization;rack_1/BladeEnclosure_3/Node_32/Processor_125;1225685600000;0;
973utlization;rack_1/BladeEnclosure_3/Node_32/Processor_125;1225706400000;0;
974mean: 0.18181818181818182
975utlization;rack_1/BladeEnclosure_3/Node_32/Processor_126;1225666800000;0;
976utlization;rack_1/BladeEnclosure_3/Node_32/Processor_126;1225678400000;1;
977utlization;rack_1/BladeEnclosure_3/Node_32/Processor_126;1225685600000;0;
978utlization;rack_1/BladeEnclosure_3/Node_32/Processor_126;1225706400000;0;
979mean: 0.18181818181818182
980utlization;rack_1/BladeEnclosure_3/Node_32/Processor_127;1225666800000;0;
981utlization;rack_1/BladeEnclosure_3/Node_32/Processor_127;1225678400000;1;
982utlization;rack_1/BladeEnclosure_3/Node_32/Processor_127;1225685600000;0;
983utlization;rack_1/BladeEnclosure_3/Node_32/Processor_127;1225706400000;0;
984mean: 0.18181818181818182
985utlization;rack_1/BladeEnclosure_3/Node_32/Processor_128;1225666800000;0;
986utlization;rack_1/BladeEnclosure_3/Node_32/Processor_128;1225678400000;1;
987utlization;rack_1/BladeEnclosure_3/Node_32/Processor_128;1225685600000;0;
988utlization;rack_1/BladeEnclosure_3/Node_32/Processor_128;1225706400000;0;
989mean: 0.18181818181818182
990utlization;rack_1/BladeEnclosure_3/Node_33/Processor_129;1225666800000;0;
991utlization;rack_1/BladeEnclosure_3/Node_33/Processor_129;1225678400000;1;
992utlization;rack_1/BladeEnclosure_3/Node_33/Processor_129;1225703600000;0;
993utlization;rack_1/BladeEnclosure_3/Node_33/Processor_129;1225706400000;0;
994mean: 0.6363636363636364
995utlization;rack_1/BladeEnclosure_3/Node_33/Processor_130;1225666800000;0;
996utlization;rack_1/BladeEnclosure_3/Node_33/Processor_130;1225678400000;1;
997utlization;rack_1/BladeEnclosure_3/Node_33/Processor_130;1225703600000;0;
998utlization;rack_1/BladeEnclosure_3/Node_33/Processor_130;1225706400000;0;
999mean: 0.6363636363636364
1000utlization;rack_1/BladeEnclosure_3/Node_33/Processor_131;1225666800000;0;
1001utlization;rack_1/BladeEnclosure_3/Node_33/Processor_131;1225678400000;1;
1002utlization;rack_1/BladeEnclosure_3/Node_33/Processor_131;1225703600000;0;
1003utlization;rack_1/BladeEnclosure_3/Node_33/Processor_131;1225706400000;0;
1004mean: 0.6363636363636364
1005utlization;rack_1/BladeEnclosure_3/Node_33/Processor_132;1225666800000;0;
1006utlization;rack_1/BladeEnclosure_3/Node_33/Processor_132;1225678400000;1;
1007utlization;rack_1/BladeEnclosure_3/Node_33/Processor_132;1225703600000;0;
1008utlization;rack_1/BladeEnclosure_3/Node_33/Processor_132;1225706400000;0;
1009mean: 0.6363636363636364
1010utlization;rack_1/BladeEnclosure_3/Node_34/Processor_133;1225666800000;0;
1011utlization;rack_1/BladeEnclosure_3/Node_34/Processor_133;1225678400000;1;
1012utlization;rack_1/BladeEnclosure_3/Node_34/Processor_133;1225692800000;0;
1013utlization;rack_1/BladeEnclosure_3/Node_34/Processor_133;1225706400000;0;
1014mean: 0.36363636363636365
1015utlization;rack_1/BladeEnclosure_3/Node_34/Processor_134;1225666800000;0;
1016utlization;rack_1/BladeEnclosure_3/Node_34/Processor_134;1225678400000;1;
1017utlization;rack_1/BladeEnclosure_3/Node_34/Processor_134;1225692800000;0;
1018utlization;rack_1/BladeEnclosure_3/Node_34/Processor_134;1225706400000;0;
1019mean: 0.36363636363636365
1020utlization;rack_1/BladeEnclosure_3/Node_34/Processor_135;1225666800000;0;
1021utlization;rack_1/BladeEnclosure_3/Node_34/Processor_135;1225678400000;1;
1022utlization;rack_1/BladeEnclosure_3/Node_34/Processor_135;1225692800000;0;
1023utlization;rack_1/BladeEnclosure_3/Node_34/Processor_135;1225706400000;0;
1024mean: 0.36363636363636365
1025utlization;rack_1/BladeEnclosure_3/Node_34/Processor_136;1225666800000;0;
1026utlization;rack_1/BladeEnclosure_3/Node_34/Processor_136;1225678400000;1;
1027utlization;rack_1/BladeEnclosure_3/Node_34/Processor_136;1225692800000;0;
1028utlization;rack_1/BladeEnclosure_3/Node_34/Processor_136;1225706400000;0;
1029mean: 0.36363636363636365
1030utlization;rack_1/BladeEnclosure_3/Node_35/Processor_137;1225666800000;0;
1031utlization;rack_1/BladeEnclosure_3/Node_35/Processor_137;1225678400000;1;
1032utlization;rack_1/BladeEnclosure_3/Node_35/Processor_137;1225689200000;0;
1033utlization;rack_1/BladeEnclosure_3/Node_35/Processor_137;1225706400000;0;
1034mean: 0.2727272727272727
1035utlization;rack_1/BladeEnclosure_3/Node_35/Processor_138;1225666800000;0;
1036utlization;rack_1/BladeEnclosure_3/Node_35/Processor_138;1225678400000;1;
1037utlization;rack_1/BladeEnclosure_3/Node_35/Processor_138;1225689200000;0;
1038utlization;rack_1/BladeEnclosure_3/Node_35/Processor_138;1225706400000;0;
1039mean: 0.2727272727272727
1040utlization;rack_1/BladeEnclosure_3/Node_35/Processor_139;1225666800000;0;
1041utlization;rack_1/BladeEnclosure_3/Node_35/Processor_139;1225678400000;1;
1042utlization;rack_1/BladeEnclosure_3/Node_35/Processor_139;1225689200000;0;
1043utlization;rack_1/BladeEnclosure_3/Node_35/Processor_139;1225706400000;0;
1044mean: 0.2727272727272727
1045utlization;rack_1/BladeEnclosure_3/Node_35/Processor_140;1225666800000;0;
1046utlization;rack_1/BladeEnclosure_3/Node_35/Processor_140;1225678400000;1;
1047utlization;rack_1/BladeEnclosure_3/Node_35/Processor_140;1225689200000;0;
1048utlization;rack_1/BladeEnclosure_3/Node_35/Processor_140;1225706400000;0;
1049mean: 0.2727272727272727
1050utlization;rack_1/BladeEnclosure_3/Node_36/Processor_141;1225666800000;0;
1051utlization;rack_1/BladeEnclosure_3/Node_36/Processor_141;1225679000000;1;
1052utlization;rack_1/BladeEnclosure_3/Node_36/Processor_141;1225704200000;0;
1053utlization;rack_1/BladeEnclosure_3/Node_36/Processor_141;1225706400000;0;
1054mean: 0.6363636363636364
1055utlization;rack_1/BladeEnclosure_3/Node_36/Processor_142;1225666800000;0;
1056utlization;rack_1/BladeEnclosure_3/Node_36/Processor_142;1225679000000;1;
1057utlization;rack_1/BladeEnclosure_3/Node_36/Processor_142;1225704200000;0;
1058utlization;rack_1/BladeEnclosure_3/Node_36/Processor_142;1225706400000;0;
1059mean: 0.6363636363636364
1060utlization;rack_1/BladeEnclosure_3/Node_36/Processor_143;1225666800000;0;
1061utlization;rack_1/BladeEnclosure_3/Node_36/Processor_143;1225679000000;1;
1062utlization;rack_1/BladeEnclosure_3/Node_36/Processor_143;1225704200000;0;
1063utlization;rack_1/BladeEnclosure_3/Node_36/Processor_143;1225706400000;0;
1064mean: 0.6363636363636364
1065utlization;rack_1/BladeEnclosure_3/Node_36/Processor_144;1225666800000;0;
1066utlization;rack_1/BladeEnclosure_3/Node_36/Processor_144;1225679000000;1;
1067utlization;rack_1/BladeEnclosure_3/Node_36/Processor_144;1225704200000;0;
1068utlization;rack_1/BladeEnclosure_3/Node_36/Processor_144;1225706400000;0;
1069mean: 0.6363636363636364
1070utlization;rack_1/BladeEnclosure_3/Node_37/Processor_145;1225666800000;0;
1071utlization;rack_1/BladeEnclosure_3/Node_37/Processor_145;1225679000000;1;
1072utlization;rack_1/BladeEnclosure_3/Node_37/Processor_145;1225686200000;0;
1073utlization;rack_1/BladeEnclosure_3/Node_37/Processor_145;1225706400000;0;
1074mean: 0.18181818181818182
1075utlization;rack_1/BladeEnclosure_3/Node_37/Processor_146;1225666800000;0;
1076utlization;rack_1/BladeEnclosure_3/Node_37/Processor_146;1225679000000;1;
1077utlization;rack_1/BladeEnclosure_3/Node_37/Processor_146;1225686200000;0;
1078utlization;rack_1/BladeEnclosure_3/Node_37/Processor_146;1225706400000;0;
1079mean: 0.18181818181818182
1080utlization;rack_1/BladeEnclosure_3/Node_37/Processor_147;1225666800000;0;
1081utlization;rack_1/BladeEnclosure_3/Node_37/Processor_147;1225679000000;1;
1082utlization;rack_1/BladeEnclosure_3/Node_37/Processor_147;1225686200000;0;
1083utlization;rack_1/BladeEnclosure_3/Node_37/Processor_147;1225706400000;0;
1084mean: 0.18181818181818182
1085utlization;rack_1/BladeEnclosure_3/Node_37/Processor_148;1225666800000;0;
1086utlization;rack_1/BladeEnclosure_3/Node_37/Processor_148;1225679000000;1;
1087utlization;rack_1/BladeEnclosure_3/Node_37/Processor_148;1225686200000;0;
1088utlization;rack_1/BladeEnclosure_3/Node_37/Processor_148;1225706400000;0;
1089mean: 0.18181818181818182
1090utlization;rack_1/BladeEnclosure_3/Node_38/Processor_149;1225666800000;0;
1091utlization;rack_1/BladeEnclosure_3/Node_38/Processor_149;1225679000000;1;
1092utlization;rack_1/BladeEnclosure_3/Node_38/Processor_149;1225689800000;0;
1093utlization;rack_1/BladeEnclosure_3/Node_38/Processor_149;1225706400000;0;
1094mean: 0.2727272727272727
1095utlization;rack_1/BladeEnclosure_3/Node_38/Processor_150;1225666800000;0;
1096utlization;rack_1/BladeEnclosure_3/Node_38/Processor_150;1225679000000;1;
1097utlization;rack_1/BladeEnclosure_3/Node_38/Processor_150;1225689800000;0;
1098utlization;rack_1/BladeEnclosure_3/Node_38/Processor_150;1225706400000;0;
1099mean: 0.2727272727272727
1100utlization;rack_1/BladeEnclosure_3/Node_38/Processor_151;1225666800000;0;
1101utlization;rack_1/BladeEnclosure_3/Node_38/Processor_151;1225679000000;1;
1102utlization;rack_1/BladeEnclosure_3/Node_38/Processor_151;1225689800000;0;
1103utlization;rack_1/BladeEnclosure_3/Node_38/Processor_151;1225706400000;0;
1104mean: 0.2727272727272727
1105utlization;rack_1/BladeEnclosure_3/Node_38/Processor_152;1225666800000;0;
1106utlization;rack_1/BladeEnclosure_3/Node_38/Processor_152;1225679000000;1;
1107utlization;rack_1/BladeEnclosure_3/Node_38/Processor_152;1225689800000;0;
1108utlization;rack_1/BladeEnclosure_3/Node_38/Processor_152;1225706400000;0;
1109mean: 0.2727272727272727
1110utlization;rack_1/BladeEnclosure_3/Node_39/Processor_153;1225666800000;0;
1111utlization;rack_1/BladeEnclosure_3/Node_39/Processor_153;1225706400000;0;
1112mean: 0.0
1113utlization;rack_1/BladeEnclosure_3/Node_39/Processor_154;1225666800000;0;
1114utlization;rack_1/BladeEnclosure_3/Node_39/Processor_154;1225706400000;0;
1115mean: 0.0
1116utlization;rack_1/BladeEnclosure_3/Node_39/Processor_155;1225666800000;0;
1117utlization;rack_1/BladeEnclosure_3/Node_39/Processor_155;1225706400000;0;
1118mean: 0.0
1119utlization;rack_1/BladeEnclosure_3/Node_39/Processor_156;1225666800000;0;
1120utlization;rack_1/BladeEnclosure_3/Node_39/Processor_156;1225706400000;0;
1121mean: 0.0
1122utlization;rack_1/BladeEnclosure_3/Node_40/Processor_157;1225666800000;0;
1123utlization;rack_1/BladeEnclosure_3/Node_40/Processor_157;1225706400000;0;
1124mean: 0.0
1125utlization;rack_1/BladeEnclosure_3/Node_40/Processor_158;1225666800000;0;
1126utlization;rack_1/BladeEnclosure_3/Node_40/Processor_158;1225706400000;0;
1127mean: 0.0
1128utlization;rack_1/BladeEnclosure_3/Node_40/Processor_159;1225666800000;0;
1129utlization;rack_1/BladeEnclosure_3/Node_40/Processor_159;1225706400000;0;
1130mean: 0.0
1131utlization;rack_1/BladeEnclosure_3/Node_40/Processor_160;1225666800000;0;
1132utlization;rack_1/BladeEnclosure_3/Node_40/Processor_160;1225706400000;0;
1133mean: 0.0
1134utlization;rack_1/BladeEnclosure_3/Node_41/Processor_161;1225666800000;0;
1135utlization;rack_1/BladeEnclosure_3/Node_41/Processor_161;1225706400000;0;
1136mean: 0.0
1137utlization;rack_1/BladeEnclosure_3/Node_41/Processor_162;1225666800000;0;
1138utlization;rack_1/BladeEnclosure_3/Node_41/Processor_162;1225706400000;0;
1139mean: 0.0
1140utlization;rack_1/BladeEnclosure_3/Node_41/Processor_163;1225666800000;0;
1141utlization;rack_1/BladeEnclosure_3/Node_41/Processor_163;1225706400000;0;
1142mean: 0.0
1143utlization;rack_1/BladeEnclosure_3/Node_41/Processor_164;1225666800000;0;
1144utlization;rack_1/BladeEnclosure_3/Node_41/Processor_164;1225706400000;0;
1145mean: 0.0
1146utlization;rack_1/BladeEnclosure_3/Node_42/Processor_165;1225666800000;0;
1147utlization;rack_1/BladeEnclosure_3/Node_42/Processor_165;1225706400000;0;
1148mean: 0.0
1149utlization;rack_1/BladeEnclosure_3/Node_42/Processor_166;1225666800000;0;
1150utlization;rack_1/BladeEnclosure_3/Node_42/Processor_166;1225706400000;0;
1151mean: 0.0
1152utlization;rack_1/BladeEnclosure_3/Node_42/Processor_167;1225666800000;0;
1153utlization;rack_1/BladeEnclosure_3/Node_42/Processor_167;1225706400000;0;
1154mean: 0.0
1155utlization;rack_1/BladeEnclosure_3/Node_42/Processor_168;1225666800000;0;
1156utlization;rack_1/BladeEnclosure_3/Node_42/Processor_168;1225706400000;0;
1157mean: 0.0
1158utlization;rack_1/BladeEnclosure_4/Node_43/Processor_169;1225666800000;0;
1159utlization;rack_1/BladeEnclosure_4/Node_43/Processor_169;1225706400000;0;
1160mean: 0.0
1161utlization;rack_1/BladeEnclosure_4/Node_43/Processor_170;1225666800000;0;
1162utlization;rack_1/BladeEnclosure_4/Node_43/Processor_170;1225706400000;0;
1163mean: 0.0
1164utlization;rack_1/BladeEnclosure_4/Node_43/Processor_171;1225666800000;0;
1165utlization;rack_1/BladeEnclosure_4/Node_43/Processor_171;1225706400000;0;
1166mean: 0.0
1167utlization;rack_1/BladeEnclosure_4/Node_43/Processor_172;1225666800000;0;
1168utlization;rack_1/BladeEnclosure_4/Node_43/Processor_172;1225706400000;0;
1169mean: 0.0
1170utlization;rack_1/BladeEnclosure_4/Node_44/Processor_173;1225666800000;0;
1171utlization;rack_1/BladeEnclosure_4/Node_44/Processor_173;1225706400000;0;
1172mean: 0.0
1173utlization;rack_1/BladeEnclosure_4/Node_44/Processor_174;1225666800000;0;
1174utlization;rack_1/BladeEnclosure_4/Node_44/Processor_174;1225706400000;0;
1175mean: 0.0
1176utlization;rack_1/BladeEnclosure_4/Node_44/Processor_175;1225666800000;0;
1177utlization;rack_1/BladeEnclosure_4/Node_44/Processor_175;1225706400000;0;
1178mean: 0.0
1179utlization;rack_1/BladeEnclosure_4/Node_44/Processor_176;1225666800000;0;
1180utlization;rack_1/BladeEnclosure_4/Node_44/Processor_176;1225706400000;0;
1181mean: 0.0
1182utlization;rack_1/BladeEnclosure_4/Node_45/Processor_177;1225666800000;0;
1183utlization;rack_1/BladeEnclosure_4/Node_45/Processor_177;1225706400000;0;
1184mean: 0.0
1185utlization;rack_1/BladeEnclosure_4/Node_45/Processor_178;1225666800000;0;
1186utlization;rack_1/BladeEnclosure_4/Node_45/Processor_178;1225706400000;0;
1187mean: 0.0
1188utlization;rack_1/BladeEnclosure_4/Node_45/Processor_179;1225666800000;0;
1189utlization;rack_1/BladeEnclosure_4/Node_45/Processor_179;1225706400000;0;
1190mean: 0.0
1191utlization;rack_1/BladeEnclosure_4/Node_45/Processor_180;1225666800000;0;
1192utlization;rack_1/BladeEnclosure_4/Node_45/Processor_180;1225706400000;0;
1193mean: 0.0
1194utlization;rack_1/BladeEnclosure_4/Node_46/Processor_181;1225666800000;0;
1195utlization;rack_1/BladeEnclosure_4/Node_46/Processor_181;1225706400000;0;
1196mean: 0.0
1197utlization;rack_1/BladeEnclosure_4/Node_46/Processor_182;1225666800000;0;
1198utlization;rack_1/BladeEnclosure_4/Node_46/Processor_182;1225706400000;0;
1199mean: 0.0
1200utlization;rack_1/BladeEnclosure_4/Node_46/Processor_183;1225666800000;0;
1201utlization;rack_1/BladeEnclosure_4/Node_46/Processor_183;1225706400000;0;
1202mean: 0.0
1203utlization;rack_1/BladeEnclosure_4/Node_46/Processor_184;1225666800000;0;
1204utlization;rack_1/BladeEnclosure_4/Node_46/Processor_184;1225706400000;0;
1205mean: 0.0
1206utlization;rack_1/BladeEnclosure_4/Node_47/Processor_185;1225666800000;0;
1207utlization;rack_1/BladeEnclosure_4/Node_47/Processor_185;1225706400000;0;
1208mean: 0.0
1209utlization;rack_1/BladeEnclosure_4/Node_47/Processor_186;1225666800000;0;
1210utlization;rack_1/BladeEnclosure_4/Node_47/Processor_186;1225706400000;0;
1211mean: 0.0
1212utlization;rack_1/BladeEnclosure_4/Node_47/Processor_187;1225666800000;0;
1213utlization;rack_1/BladeEnclosure_4/Node_47/Processor_187;1225706400000;0;
1214mean: 0.0
1215utlization;rack_1/BladeEnclosure_4/Node_47/Processor_188;1225666800000;0;
1216utlization;rack_1/BladeEnclosure_4/Node_47/Processor_188;1225706400000;0;
1217mean: 0.0
1218utlization;rack_1/BladeEnclosure_4/Node_48/Processor_189;1225666800000;0;
1219utlization;rack_1/BladeEnclosure_4/Node_48/Processor_189;1225706400000;0;
1220mean: 0.0
1221utlization;rack_1/BladeEnclosure_4/Node_48/Processor_190;1225666800000;0;
1222utlization;rack_1/BladeEnclosure_4/Node_48/Processor_190;1225706400000;0;
1223mean: 0.0
1224utlization;rack_1/BladeEnclosure_4/Node_48/Processor_191;1225666800000;0;
1225utlization;rack_1/BladeEnclosure_4/Node_48/Processor_191;1225706400000;0;
1226mean: 0.0
1227utlization;rack_1/BladeEnclosure_4/Node_48/Processor_192;1225666800000;0;
1228utlization;rack_1/BladeEnclosure_4/Node_48/Processor_192;1225706400000;0;
1229mean: 0.0
1230utlization;rack_1/BladeEnclosure_4/Node_49/Processor_193;1225666800000;0;
1231utlization;rack_1/BladeEnclosure_4/Node_49/Processor_193;1225706400000;0;
1232mean: 0.0
1233utlization;rack_1/BladeEnclosure_4/Node_49/Processor_194;1225666800000;0;
1234utlization;rack_1/BladeEnclosure_4/Node_49/Processor_194;1225706400000;0;
1235mean: 0.0
1236utlization;rack_1/BladeEnclosure_4/Node_49/Processor_195;1225666800000;0;
1237utlization;rack_1/BladeEnclosure_4/Node_49/Processor_195;1225706400000;0;
1238mean: 0.0
1239utlization;rack_1/BladeEnclosure_4/Node_49/Processor_196;1225666800000;0;
1240utlization;rack_1/BladeEnclosure_4/Node_49/Processor_196;1225706400000;0;
1241mean: 0.0
1242utlization;rack_1/BladeEnclosure_4/Node_50/Processor_197;1225666800000;0;
1243utlization;rack_1/BladeEnclosure_4/Node_50/Processor_197;1225706400000;0;
1244mean: 0.0
1245utlization;rack_1/BladeEnclosure_4/Node_50/Processor_198;1225666800000;0;
1246utlization;rack_1/BladeEnclosure_4/Node_50/Processor_198;1225706400000;0;
1247mean: 0.0
1248utlization;rack_1/BladeEnclosure_4/Node_50/Processor_199;1225666800000;0;
1249utlization;rack_1/BladeEnclosure_4/Node_50/Processor_199;1225706400000;0;
1250mean: 0.0
1251utlization;rack_1/BladeEnclosure_4/Node_50/Processor_200;1225666800000;0;
1252utlization;rack_1/BladeEnclosure_4/Node_50/Processor_200;1225706400000;0;
1253mean: 0.0
1254utlization;rack_1/BladeEnclosure_4/Node_51/Processor_201;1225666800000;0;
1255utlization;rack_1/BladeEnclosure_4/Node_51/Processor_201;1225706400000;0;
1256mean: 0.0
1257utlization;rack_1/BladeEnclosure_4/Node_51/Processor_202;1225666800000;0;
1258utlization;rack_1/BladeEnclosure_4/Node_51/Processor_202;1225706400000;0;
1259mean: 0.0
1260utlization;rack_1/BladeEnclosure_4/Node_51/Processor_203;1225666800000;0;
1261utlization;rack_1/BladeEnclosure_4/Node_51/Processor_203;1225706400000;0;
1262mean: 0.0
1263utlization;rack_1/BladeEnclosure_4/Node_51/Processor_204;1225666800000;0;
1264utlization;rack_1/BladeEnclosure_4/Node_51/Processor_204;1225706400000;0;
1265mean: 0.0
1266utlization;rack_1/BladeEnclosure_4/Node_52/Processor_205;1225666800000;0;
1267utlization;rack_1/BladeEnclosure_4/Node_52/Processor_205;1225706400000;0;
1268mean: 0.0
1269utlization;rack_1/BladeEnclosure_4/Node_52/Processor_206;1225666800000;0;
1270utlization;rack_1/BladeEnclosure_4/Node_52/Processor_206;1225706400000;0;
1271mean: 0.0
1272utlization;rack_1/BladeEnclosure_4/Node_52/Processor_207;1225666800000;0;
1273utlization;rack_1/BladeEnclosure_4/Node_52/Processor_207;1225706400000;0;
1274mean: 0.0
1275utlization;rack_1/BladeEnclosure_4/Node_52/Processor_208;1225666800000;0;
1276utlization;rack_1/BladeEnclosure_4/Node_52/Processor_208;1225706400000;0;
1277mean: 0.0
1278utlization;rack_1/BladeEnclosure_4/Node_53/Processor_209;1225666800000;0;
1279utlization;rack_1/BladeEnclosure_4/Node_53/Processor_209;1225706400000;0;
1280mean: 0.0
1281utlization;rack_1/BladeEnclosure_4/Node_53/Processor_210;1225666800000;0;
1282utlization;rack_1/BladeEnclosure_4/Node_53/Processor_210;1225706400000;0;
1283mean: 0.0
1284utlization;rack_1/BladeEnclosure_4/Node_53/Processor_211;1225666800000;0;
1285utlization;rack_1/BladeEnclosure_4/Node_53/Processor_211;1225706400000;0;
1286mean: 0.0
1287utlization;rack_1/BladeEnclosure_4/Node_53/Processor_212;1225666800000;0;
1288utlization;rack_1/BladeEnclosure_4/Node_53/Processor_212;1225706400000;0;
1289mean: 0.0
1290utlization;rack_1/BladeEnclosure_4/Node_54/Processor_213;1225666800000;0;
1291utlization;rack_1/BladeEnclosure_4/Node_54/Processor_213;1225706400000;0;
1292mean: 0.0
1293utlization;rack_1/BladeEnclosure_4/Node_54/Processor_214;1225666800000;0;
1294utlization;rack_1/BladeEnclosure_4/Node_54/Processor_214;1225706400000;0;
1295mean: 0.0
1296utlization;rack_1/BladeEnclosure_4/Node_54/Processor_215;1225666800000;0;
1297utlization;rack_1/BladeEnclosure_4/Node_54/Processor_215;1225706400000;0;
1298mean: 0.0
1299utlization;rack_1/BladeEnclosure_4/Node_54/Processor_216;1225666800000;0;
1300utlization;rack_1/BladeEnclosure_4/Node_54/Processor_216;1225706400000;0;
1301mean: 0.0
1302utlization;rack_1/BladeEnclosure_4/Node_55/Processor_217;1225666800000;0;
1303utlization;rack_1/BladeEnclosure_4/Node_55/Processor_217;1225706400000;0;
1304mean: 0.0
1305utlization;rack_1/BladeEnclosure_4/Node_55/Processor_218;1225666800000;0;
1306utlization;rack_1/BladeEnclosure_4/Node_55/Processor_218;1225706400000;0;
1307mean: 0.0
1308utlization;rack_1/BladeEnclosure_4/Node_55/Processor_219;1225666800000;0;
1309utlization;rack_1/BladeEnclosure_4/Node_55/Processor_219;1225706400000;0;
1310mean: 0.0
1311utlization;rack_1/BladeEnclosure_4/Node_55/Processor_220;1225666800000;0;
1312utlization;rack_1/BladeEnclosure_4/Node_55/Processor_220;1225706400000;0;
1313mean: 0.0
1314utlization;rack_1/BladeEnclosure_4/Node_56/Processor_221;1225666800000;0;
1315utlization;rack_1/BladeEnclosure_4/Node_56/Processor_221;1225706400000;0;
1316mean: 0.0
1317utlization;rack_1/BladeEnclosure_4/Node_56/Processor_222;1225666800000;0;
1318utlization;rack_1/BladeEnclosure_4/Node_56/Processor_222;1225706400000;0;
1319mean: 0.0
1320utlization;rack_1/BladeEnclosure_4/Node_56/Processor_223;1225666800000;0;
1321utlization;rack_1/BladeEnclosure_4/Node_56/Processor_223;1225706400000;0;
1322mean: 0.0
1323utlization;rack_1/BladeEnclosure_4/Node_56/Processor_224;1225666800000;0;
1324utlization;rack_1/BladeEnclosure_4/Node_56/Processor_224;1225706400000;0;
1325mean: 0.0
1326utlization;rack_1/BladeEnclosure_5/Node_57/Processor_225;1225666800000;0;
1327utlization;rack_1/BladeEnclosure_5/Node_57/Processor_225;1225706400000;0;
1328mean: 0.0
1329utlization;rack_1/BladeEnclosure_5/Node_57/Processor_226;1225666800000;0;
1330utlization;rack_1/BladeEnclosure_5/Node_57/Processor_226;1225706400000;0;
1331mean: 0.0
1332utlization;rack_1/BladeEnclosure_5/Node_57/Processor_227;1225666800000;0;
1333utlization;rack_1/BladeEnclosure_5/Node_57/Processor_227;1225706400000;0;
1334mean: 0.0
1335utlization;rack_1/BladeEnclosure_5/Node_57/Processor_228;1225666800000;0;
1336utlization;rack_1/BladeEnclosure_5/Node_57/Processor_228;1225706400000;0;
1337mean: 0.0
1338utlization;rack_1/BladeEnclosure_5/Node_58/Processor_229;1225666800000;0;
1339utlization;rack_1/BladeEnclosure_5/Node_58/Processor_229;1225706400000;0;
1340mean: 0.0
1341utlization;rack_1/BladeEnclosure_5/Node_58/Processor_230;1225666800000;0;
1342utlization;rack_1/BladeEnclosure_5/Node_58/Processor_230;1225706400000;0;
1343mean: 0.0
1344utlization;rack_1/BladeEnclosure_5/Node_58/Processor_231;1225666800000;0;
1345utlization;rack_1/BladeEnclosure_5/Node_58/Processor_231;1225706400000;0;
1346mean: 0.0
1347utlization;rack_1/BladeEnclosure_5/Node_58/Processor_232;1225666800000;0;
1348utlization;rack_1/BladeEnclosure_5/Node_58/Processor_232;1225706400000;0;
1349mean: 0.0
1350utlization;rack_1/BladeEnclosure_5/Node_59/Processor_233;1225666800000;0;
1351utlization;rack_1/BladeEnclosure_5/Node_59/Processor_233;1225706400000;0;
1352mean: 0.0
1353utlization;rack_1/BladeEnclosure_5/Node_59/Processor_234;1225666800000;0;
1354utlization;rack_1/BladeEnclosure_5/Node_59/Processor_234;1225706400000;0;
1355mean: 0.0
1356utlization;rack_1/BladeEnclosure_5/Node_59/Processor_235;1225666800000;0;
1357utlization;rack_1/BladeEnclosure_5/Node_59/Processor_235;1225706400000;0;
1358mean: 0.0
1359utlization;rack_1/BladeEnclosure_5/Node_59/Processor_236;1225666800000;0;
1360utlization;rack_1/BladeEnclosure_5/Node_59/Processor_236;1225706400000;0;
1361mean: 0.0
1362utlization;rack_1/BladeEnclosure_5/Node_60/Processor_237;1225666800000;0;
1363utlization;rack_1/BladeEnclosure_5/Node_60/Processor_237;1225706400000;0;
1364mean: 0.0
1365utlization;rack_1/BladeEnclosure_5/Node_60/Processor_238;1225666800000;0;
1366utlization;rack_1/BladeEnclosure_5/Node_60/Processor_238;1225706400000;0;
1367mean: 0.0
1368utlization;rack_1/BladeEnclosure_5/Node_60/Processor_239;1225666800000;0;
1369utlization;rack_1/BladeEnclosure_5/Node_60/Processor_239;1225706400000;0;
1370mean: 0.0
1371utlization;rack_1/BladeEnclosure_5/Node_60/Processor_240;1225666800000;0;
1372utlization;rack_1/BladeEnclosure_5/Node_60/Processor_240;1225706400000;0;
1373mean: 0.0
1374utlization;rack_1/BladeEnclosure_5/Node_61/Processor_241;1225666800000;0;
1375utlization;rack_1/BladeEnclosure_5/Node_61/Processor_241;1225706400000;0;
1376mean: 0.0
1377utlization;rack_1/BladeEnclosure_5/Node_61/Processor_242;1225666800000;0;
1378utlization;rack_1/BladeEnclosure_5/Node_61/Processor_242;1225706400000;0;
1379mean: 0.0
1380utlization;rack_1/BladeEnclosure_5/Node_61/Processor_243;1225666800000;0;
1381utlization;rack_1/BladeEnclosure_5/Node_61/Processor_243;1225706400000;0;
1382mean: 0.0
1383utlization;rack_1/BladeEnclosure_5/Node_61/Processor_244;1225666800000;0;
1384utlization;rack_1/BladeEnclosure_5/Node_61/Processor_244;1225706400000;0;
1385mean: 0.0
1386utlization;rack_1/BladeEnclosure_5/Node_62/Processor_245;1225666800000;0;
1387utlization;rack_1/BladeEnclosure_5/Node_62/Processor_245;1225706400000;0;
1388mean: 0.0
1389utlization;rack_1/BladeEnclosure_5/Node_62/Processor_246;1225666800000;0;
1390utlization;rack_1/BladeEnclosure_5/Node_62/Processor_246;1225706400000;0;
1391mean: 0.0
1392utlization;rack_1/BladeEnclosure_5/Node_62/Processor_247;1225666800000;0;
1393utlization;rack_1/BladeEnclosure_5/Node_62/Processor_247;1225706400000;0;
1394mean: 0.0
1395utlization;rack_1/BladeEnclosure_5/Node_62/Processor_248;1225666800000;0;
1396utlization;rack_1/BladeEnclosure_5/Node_62/Processor_248;1225706400000;0;
1397mean: 0.0
1398utlization;rack_1/BladeEnclosure_5/Node_63/Processor_249;1225666800000;0;
1399utlization;rack_1/BladeEnclosure_5/Node_63/Processor_249;1225706400000;0;
1400mean: 0.0
1401utlization;rack_1/BladeEnclosure_5/Node_63/Processor_250;1225666800000;0;
1402utlization;rack_1/BladeEnclosure_5/Node_63/Processor_250;1225706400000;0;
1403mean: 0.0
1404utlization;rack_1/BladeEnclosure_5/Node_63/Processor_251;1225666800000;0;
1405utlization;rack_1/BladeEnclosure_5/Node_63/Processor_251;1225706400000;0;
1406mean: 0.0
1407utlization;rack_1/BladeEnclosure_5/Node_63/Processor_252;1225666800000;0;
1408utlization;rack_1/BladeEnclosure_5/Node_63/Processor_252;1225706400000;0;
1409mean: 0.0
1410utlization;rack_1/BladeEnclosure_5/Node_64/Processor_253;1225666800000;0;
1411utlization;rack_1/BladeEnclosure_5/Node_64/Processor_253;1225706400000;0;
1412mean: 0.0
1413utlization;rack_1/BladeEnclosure_5/Node_64/Processor_254;1225666800000;0;
1414utlization;rack_1/BladeEnclosure_5/Node_64/Processor_254;1225706400000;0;
1415mean: 0.0
1416utlization;rack_1/BladeEnclosure_5/Node_64/Processor_255;1225666800000;0;
1417utlization;rack_1/BladeEnclosure_5/Node_64/Processor_255;1225706400000;0;
1418mean: 0.0
1419utlization;rack_1/BladeEnclosure_5/Node_64/Processor_256;1225666800000;0;
1420utlization;rack_1/BladeEnclosure_5/Node_64/Processor_256;1225706400000;0;
1421mean: 0.0
1422utlization;rack_1/BladeEnclosure_5/Node_65/Processor_257;1225666800000;0;
1423utlization;rack_1/BladeEnclosure_5/Node_65/Processor_257;1225706400000;0;
1424mean: 0.0
1425utlization;rack_1/BladeEnclosure_5/Node_65/Processor_258;1225666800000;0;
1426utlization;rack_1/BladeEnclosure_5/Node_65/Processor_258;1225706400000;0;
1427mean: 0.0
1428utlization;rack_1/BladeEnclosure_5/Node_65/Processor_259;1225666800000;0;
1429utlization;rack_1/BladeEnclosure_5/Node_65/Processor_259;1225706400000;0;
1430mean: 0.0
1431utlization;rack_1/BladeEnclosure_5/Node_65/Processor_260;1225666800000;0;
1432utlization;rack_1/BladeEnclosure_5/Node_65/Processor_260;1225706400000;0;
1433mean: 0.0
1434utlization;rack_1/BladeEnclosure_5/Node_66/Processor_261;1225666800000;0;
1435utlization;rack_1/BladeEnclosure_5/Node_66/Processor_261;1225706400000;0;
1436mean: 0.0
1437utlization;rack_1/BladeEnclosure_5/Node_66/Processor_262;1225666800000;0;
1438utlization;rack_1/BladeEnclosure_5/Node_66/Processor_262;1225706400000;0;
1439mean: 0.0
1440utlization;rack_1/BladeEnclosure_5/Node_66/Processor_263;1225666800000;0;
1441utlization;rack_1/BladeEnclosure_5/Node_66/Processor_263;1225706400000;0;
1442mean: 0.0
1443utlization;rack_1/BladeEnclosure_5/Node_66/Processor_264;1225666800000;0;
1444utlization;rack_1/BladeEnclosure_5/Node_66/Processor_264;1225706400000;0;
1445mean: 0.0
1446utlization;rack_1/BladeEnclosure_5/Node_67/Processor_265;1225666800000;0;
1447utlization;rack_1/BladeEnclosure_5/Node_67/Processor_265;1225706400000;0;
1448mean: 0.0
1449utlization;rack_1/BladeEnclosure_5/Node_67/Processor_266;1225666800000;0;
1450utlization;rack_1/BladeEnclosure_5/Node_67/Processor_266;1225706400000;0;
1451mean: 0.0
1452utlization;rack_1/BladeEnclosure_5/Node_67/Processor_267;1225666800000;0;
1453utlization;rack_1/BladeEnclosure_5/Node_67/Processor_267;1225706400000;0;
1454mean: 0.0
1455utlization;rack_1/BladeEnclosure_5/Node_67/Processor_268;1225666800000;0;
1456utlization;rack_1/BladeEnclosure_5/Node_67/Processor_268;1225706400000;0;
1457mean: 0.0
1458utlization;rack_1/BladeEnclosure_5/Node_68/Processor_269;1225666800000;0;
1459utlization;rack_1/BladeEnclosure_5/Node_68/Processor_269;1225706400000;0;
1460mean: 0.0
1461utlization;rack_1/BladeEnclosure_5/Node_68/Processor_270;1225666800000;0;
1462utlization;rack_1/BladeEnclosure_5/Node_68/Processor_270;1225706400000;0;
1463mean: 0.0
1464utlization;rack_1/BladeEnclosure_5/Node_68/Processor_271;1225666800000;0;
1465utlization;rack_1/BladeEnclosure_5/Node_68/Processor_271;1225706400000;0;
1466mean: 0.0
1467utlization;rack_1/BladeEnclosure_5/Node_68/Processor_272;1225666800000;0;
1468utlization;rack_1/BladeEnclosure_5/Node_68/Processor_272;1225706400000;0;
1469mean: 0.0
1470utlization;rack_1/BladeEnclosure_5/Node_69/Processor_273;1225666800000;0;
1471utlization;rack_1/BladeEnclosure_5/Node_69/Processor_273;1225706400000;0;
1472mean: 0.0
1473utlization;rack_1/BladeEnclosure_5/Node_69/Processor_274;1225666800000;0;
1474utlization;rack_1/BladeEnclosure_5/Node_69/Processor_274;1225706400000;0;
1475mean: 0.0
1476utlization;rack_1/BladeEnclosure_5/Node_69/Processor_275;1225666800000;0;
1477utlization;rack_1/BladeEnclosure_5/Node_69/Processor_275;1225706400000;0;
1478mean: 0.0
1479utlization;rack_1/BladeEnclosure_5/Node_69/Processor_276;1225666800000;0;
1480utlization;rack_1/BladeEnclosure_5/Node_69/Processor_276;1225706400000;0;
1481mean: 0.0
1482utlization;rack_1/BladeEnclosure_5/Node_70/Processor_277;1225666800000;0;
1483utlization;rack_1/BladeEnclosure_5/Node_70/Processor_277;1225706400000;0;
1484mean: 0.0
1485utlization;rack_1/BladeEnclosure_5/Node_70/Processor_278;1225666800000;0;
1486utlization;rack_1/BladeEnclosure_5/Node_70/Processor_278;1225706400000;0;
1487mean: 0.0
1488utlization;rack_1/BladeEnclosure_5/Node_70/Processor_279;1225666800000;0;
1489utlization;rack_1/BladeEnclosure_5/Node_70/Processor_279;1225706400000;0;
1490mean: 0.0
1491utlization;rack_1/BladeEnclosure_5/Node_70/Processor_280;1225666800000;0;
1492utlization;rack_1/BladeEnclosure_5/Node_70/Processor_280;1225706400000;0;
1493mean: 0.0
1494utlization;rack_1/BladeEnclosure_6/Node_71/Processor_281;1225666800000;0;
1495utlization;rack_1/BladeEnclosure_6/Node_71/Processor_281;1225706400000;0;
1496mean: 0.0
1497utlization;rack_1/BladeEnclosure_6/Node_71/Processor_282;1225666800000;0;
1498utlization;rack_1/BladeEnclosure_6/Node_71/Processor_282;1225706400000;0;
1499mean: 0.0
1500utlization;rack_1/BladeEnclosure_6/Node_71/Processor_283;1225666800000;0;
1501utlization;rack_1/BladeEnclosure_6/Node_71/Processor_283;1225706400000;0;
1502mean: 0.0
1503utlization;rack_1/BladeEnclosure_6/Node_71/Processor_284;1225666800000;0;
1504utlization;rack_1/BladeEnclosure_6/Node_71/Processor_284;1225706400000;0;
1505mean: 0.0
1506utlization;rack_1/BladeEnclosure_6/Node_72/Processor_285;1225666800000;0;
1507utlization;rack_1/BladeEnclosure_6/Node_72/Processor_285;1225706400000;0;
1508mean: 0.0
1509utlization;rack_1/BladeEnclosure_6/Node_72/Processor_286;1225666800000;0;
1510utlization;rack_1/BladeEnclosure_6/Node_72/Processor_286;1225706400000;0;
1511mean: 0.0
1512utlization;rack_1/BladeEnclosure_6/Node_72/Processor_287;1225666800000;0;
1513utlization;rack_1/BladeEnclosure_6/Node_72/Processor_287;1225706400000;0;
1514mean: 0.0
1515utlization;rack_1/BladeEnclosure_6/Node_72/Processor_288;1225666800000;0;
1516utlization;rack_1/BladeEnclosure_6/Node_72/Processor_288;1225706400000;0;
1517mean: 0.0
1518utlization;rack_1/BladeEnclosure_6/Node_73/Processor_289;1225666800000;0;
1519utlization;rack_1/BladeEnclosure_6/Node_73/Processor_289;1225706400000;0;
1520mean: 0.0
1521utlization;rack_1/BladeEnclosure_6/Node_73/Processor_290;1225666800000;0;
1522utlization;rack_1/BladeEnclosure_6/Node_73/Processor_290;1225706400000;0;
1523mean: 0.0
1524utlization;rack_1/BladeEnclosure_6/Node_73/Processor_291;1225666800000;0;
1525utlization;rack_1/BladeEnclosure_6/Node_73/Processor_291;1225706400000;0;
1526mean: 0.0
1527utlization;rack_1/BladeEnclosure_6/Node_73/Processor_292;1225666800000;0;
1528utlization;rack_1/BladeEnclosure_6/Node_73/Processor_292;1225706400000;0;
1529mean: 0.0
1530utlization;rack_1/BladeEnclosure_6/Node_74/Processor_293;1225666800000;0;
1531utlization;rack_1/BladeEnclosure_6/Node_74/Processor_293;1225706400000;0;
1532mean: 0.0
1533utlization;rack_1/BladeEnclosure_6/Node_74/Processor_294;1225666800000;0;
1534utlization;rack_1/BladeEnclosure_6/Node_74/Processor_294;1225706400000;0;
1535mean: 0.0
1536utlization;rack_1/BladeEnclosure_6/Node_74/Processor_295;1225666800000;0;
1537utlization;rack_1/BladeEnclosure_6/Node_74/Processor_295;1225706400000;0;
1538mean: 0.0
1539utlization;rack_1/BladeEnclosure_6/Node_74/Processor_296;1225666800000;0;
1540utlization;rack_1/BladeEnclosure_6/Node_74/Processor_296;1225706400000;0;
1541mean: 0.0
1542utlization;rack_1/BladeEnclosure_6/Node_75/Processor_297;1225666800000;0;
1543utlization;rack_1/BladeEnclosure_6/Node_75/Processor_297;1225706400000;0;
1544mean: 0.0
1545utlization;rack_1/BladeEnclosure_6/Node_75/Processor_298;1225666800000;0;
1546utlization;rack_1/BladeEnclosure_6/Node_75/Processor_298;1225706400000;0;
1547mean: 0.0
1548utlization;rack_1/BladeEnclosure_6/Node_75/Processor_299;1225666800000;0;
1549utlization;rack_1/BladeEnclosure_6/Node_75/Processor_299;1225706400000;0;
1550mean: 0.0
1551utlization;rack_1/BladeEnclosure_6/Node_75/Processor_300;1225666800000;0;
1552utlization;rack_1/BladeEnclosure_6/Node_75/Processor_300;1225706400000;0;
1553mean: 0.0
1554utlization;rack_1/BladeEnclosure_6/Node_76/Processor_301;1225666800000;0;
1555utlization;rack_1/BladeEnclosure_6/Node_76/Processor_301;1225706400000;0;
1556mean: 0.0
1557utlization;rack_1/BladeEnclosure_6/Node_76/Processor_302;1225666800000;0;
1558utlization;rack_1/BladeEnclosure_6/Node_76/Processor_302;1225706400000;0;
1559mean: 0.0
1560utlization;rack_1/BladeEnclosure_6/Node_76/Processor_303;1225666800000;0;
1561utlization;rack_1/BladeEnclosure_6/Node_76/Processor_303;1225706400000;0;
1562mean: 0.0
1563utlization;rack_1/BladeEnclosure_6/Node_76/Processor_304;1225666800000;0;
1564utlization;rack_1/BladeEnclosure_6/Node_76/Processor_304;1225706400000;0;
1565mean: 0.0
1566utlization;rack_1/BladeEnclosure_6/Node_77/Processor_305;1225666800000;0;
1567utlization;rack_1/BladeEnclosure_6/Node_77/Processor_305;1225706400000;0;
1568mean: 0.0
1569utlization;rack_1/BladeEnclosure_6/Node_77/Processor_306;1225666800000;0;
1570utlization;rack_1/BladeEnclosure_6/Node_77/Processor_306;1225706400000;0;
1571mean: 0.0
1572utlization;rack_1/BladeEnclosure_6/Node_77/Processor_307;1225666800000;0;
1573utlization;rack_1/BladeEnclosure_6/Node_77/Processor_307;1225706400000;0;
1574mean: 0.0
1575utlization;rack_1/BladeEnclosure_6/Node_77/Processor_308;1225666800000;0;
1576utlization;rack_1/BladeEnclosure_6/Node_77/Processor_308;1225706400000;0;
1577mean: 0.0
1578utlization;rack_1/BladeEnclosure_6/Node_78/Processor_309;1225666800000;0;
1579utlization;rack_1/BladeEnclosure_6/Node_78/Processor_309;1225706400000;0;
1580mean: 0.0
1581utlization;rack_1/BladeEnclosure_6/Node_78/Processor_310;1225666800000;0;
1582utlization;rack_1/BladeEnclosure_6/Node_78/Processor_310;1225706400000;0;
1583mean: 0.0
1584utlization;rack_1/BladeEnclosure_6/Node_78/Processor_311;1225666800000;0;
1585utlization;rack_1/BladeEnclosure_6/Node_78/Processor_311;1225706400000;0;
1586mean: 0.0
1587utlization;rack_1/BladeEnclosure_6/Node_78/Processor_312;1225666800000;0;
1588utlization;rack_1/BladeEnclosure_6/Node_78/Processor_312;1225706400000;0;
1589mean: 0.0
1590utlization;rack_1/BladeEnclosure_6/Node_79/Processor_313;1225666800000;0;
1591utlization;rack_1/BladeEnclosure_6/Node_79/Processor_313;1225706400000;0;
1592mean: 0.0
1593utlization;rack_1/BladeEnclosure_6/Node_79/Processor_314;1225666800000;0;
1594utlization;rack_1/BladeEnclosure_6/Node_79/Processor_314;1225706400000;0;
1595mean: 0.0
1596utlization;rack_1/BladeEnclosure_6/Node_79/Processor_315;1225666800000;0;
1597utlization;rack_1/BladeEnclosure_6/Node_79/Processor_315;1225706400000;0;
1598mean: 0.0
1599utlization;rack_1/BladeEnclosure_6/Node_79/Processor_316;1225666800000;0;
1600utlization;rack_1/BladeEnclosure_6/Node_79/Processor_316;1225706400000;0;
1601mean: 0.0
1602utlization;rack_1/BladeEnclosure_6/Node_80/Processor_317;1225666800000;0;
1603utlization;rack_1/BladeEnclosure_6/Node_80/Processor_317;1225706400000;0;
1604mean: 0.0
1605utlization;rack_1/BladeEnclosure_6/Node_80/Processor_318;1225666800000;0;
1606utlization;rack_1/BladeEnclosure_6/Node_80/Processor_318;1225706400000;0;
1607mean: 0.0
1608utlization;rack_1/BladeEnclosure_6/Node_80/Processor_319;1225666800000;0;
1609utlization;rack_1/BladeEnclosure_6/Node_80/Processor_319;1225706400000;0;
1610mean: 0.0
1611utlization;rack_1/BladeEnclosure_6/Node_80/Processor_320;1225666800000;0;
1612utlization;rack_1/BladeEnclosure_6/Node_80/Processor_320;1225706400000;0;
1613mean: 0.0
1614utlization;rack_1/BladeEnclosure_6/Node_81/Processor_321;1225666800000;0;
1615utlization;rack_1/BladeEnclosure_6/Node_81/Processor_321;1225706400000;0;
1616mean: 0.0
1617utlization;rack_1/BladeEnclosure_6/Node_81/Processor_322;1225666800000;0;
1618utlization;rack_1/BladeEnclosure_6/Node_81/Processor_322;1225706400000;0;
1619mean: 0.0
1620utlization;rack_1/BladeEnclosure_6/Node_81/Processor_323;1225666800000;0;
1621utlization;rack_1/BladeEnclosure_6/Node_81/Processor_323;1225706400000;0;
1622mean: 0.0
1623utlization;rack_1/BladeEnclosure_6/Node_81/Processor_324;1225666800000;0;
1624utlization;rack_1/BladeEnclosure_6/Node_81/Processor_324;1225706400000;0;
1625mean: 0.0
1626utlization;rack_1/BladeEnclosure_6/Node_82/Processor_325;1225666800000;0;
1627utlization;rack_1/BladeEnclosure_6/Node_82/Processor_325;1225706400000;0;
1628mean: 0.0
1629utlization;rack_1/BladeEnclosure_6/Node_82/Processor_326;1225666800000;0;
1630utlization;rack_1/BladeEnclosure_6/Node_82/Processor_326;1225706400000;0;
1631mean: 0.0
1632utlization;rack_1/BladeEnclosure_6/Node_82/Processor_327;1225666800000;0;
1633utlization;rack_1/BladeEnclosure_6/Node_82/Processor_327;1225706400000;0;
1634mean: 0.0
1635utlization;rack_1/BladeEnclosure_6/Node_82/Processor_328;1225666800000;0;
1636utlization;rack_1/BladeEnclosure_6/Node_82/Processor_328;1225706400000;0;
1637mean: 0.0
1638utlization;rack_1/BladeEnclosure_6/Node_83/Processor_329;1225666800000;0;
1639utlization;rack_1/BladeEnclosure_6/Node_83/Processor_329;1225706400000;0;
1640mean: 0.0
1641utlization;rack_1/BladeEnclosure_6/Node_83/Processor_330;1225666800000;0;
1642utlization;rack_1/BladeEnclosure_6/Node_83/Processor_330;1225706400000;0;
1643mean: 0.0
1644utlization;rack_1/BladeEnclosure_6/Node_83/Processor_331;1225666800000;0;
1645utlization;rack_1/BladeEnclosure_6/Node_83/Processor_331;1225706400000;0;
1646mean: 0.0
1647utlization;rack_1/BladeEnclosure_6/Node_83/Processor_332;1225666800000;0;
1648utlization;rack_1/BladeEnclosure_6/Node_83/Processor_332;1225706400000;0;
1649mean: 0.0
1650utlization;rack_1/BladeEnclosure_6/Node_84/Processor_333;1225666800000;0;
1651utlization;rack_1/BladeEnclosure_6/Node_84/Processor_333;1225706400000;0;
1652mean: 0.0
1653utlization;rack_1/BladeEnclosure_6/Node_84/Processor_334;1225666800000;0;
1654utlization;rack_1/BladeEnclosure_6/Node_84/Processor_334;1225706400000;0;
1655mean: 0.0
1656utlization;rack_1/BladeEnclosure_6/Node_84/Processor_335;1225666800000;0;
1657utlization;rack_1/BladeEnclosure_6/Node_84/Processor_335;1225706400000;0;
1658mean: 0.0
1659utlization;rack_1/BladeEnclosure_6/Node_84/Processor_336;1225666800000;0;
1660utlization;rack_1/BladeEnclosure_6/Node_84/Processor_336;1225706400000;0;
1661mean: 0.0
Note: See TracBrowser for help on using the repository browser.