source: DCWoRMS/branches/coolemall/example/airflowEstimation_result/Stats_Simulation_1_ResourceOccupancy.txt @ 1559

Revision 1559, 94.4 KB checked in by wojtekp, 9 years ago (diff)
  • Property svn:mime-type set to text/plain
Line 
1utlization;rack_1;1225666800000;0.155;
2utlization;rack_1;1225668600000;0.202;
3utlization;rack_1;1225670400000;0.298;
4utlization;rack_1;1225674000000;0.274;
5utlization;rack_1;1225675800000;0.321;
6utlization;rack_1;1225676400000;0.345;
7utlization;rack_1;1225677600000;0.345;
8utlization;rack_1;1225678400000;0.417;
9utlization;rack_1;1225679000000;0.452;
10utlization;rack_1;1225681200000;0.369;
11utlization;rack_1;1225683000000;0.345;
12utlization;rack_1;1225684800000;0.286;
13utlization;rack_1;1225685600000;0.274;
14utlization;rack_1;1225686200000;0.262;
15utlization;rack_1;1225686600000;0.238;
16utlization;rack_1;1225689200000;0.226;
17utlization;rack_1;1225689800000;0.214;
18utlization;rack_1;1225690200000;0.19;
19utlization;rack_1;1225690800000;0.167;
20utlization;rack_1;1225692800000;0.143;
21utlization;rack_1;1225693800000;0.119;
22utlization;rack_1;1225695600000;0.083;
23utlization;rack_1;1225699200000;0.06;
24utlization;rack_1;1225703600000;0.036;
25utlization;rack_1;1225704200000;0.024;
26utlization;rack_1;1225706400000;0;
27mean: 0.2121212121212121
28utlization;rack_1/BladeEnclosure_1;1225666800000;0.929;
29utlization;rack_1/BladeEnclosure_1;1225668600000;1;
30utlization;rack_1/BladeEnclosure_1;1225674000000;0.857;
31utlization;rack_1/BladeEnclosure_1;1225675800000;1;
32utlization;rack_1/BladeEnclosure_1;1225677600000;1;
33utlization;rack_1/BladeEnclosure_1;1225681200000;0.643;
34utlization;rack_1/BladeEnclosure_1;1225683000000;0.571;
35utlization;rack_1/BladeEnclosure_1;1225684800000;0.429;
36utlization;rack_1/BladeEnclosure_1;1225686600000;0.357;
37utlization;rack_1/BladeEnclosure_1;1225690200000;0.286;
38utlization;rack_1/BladeEnclosure_1;1225695600000;0.071;
39utlization;rack_1/BladeEnclosure_1;1225706400000;0;
40mean: 0.5194805194805194
41utlization;rack_1/BladeEnclosure_2;1225666800000;0;
42utlization;rack_1/BladeEnclosure_2;1225668600000;0.214;
43utlization;rack_1/BladeEnclosure_2;1225670400000;0.786;
44utlization;rack_1/BladeEnclosure_2;1225675800000;0.929;
45utlization;rack_1/BladeEnclosure_2;1225676400000;1;
46utlization;rack_1/BladeEnclosure_2;1225677600000;1;
47utlization;rack_1/BladeEnclosure_2;1225681200000;0.857;
48utlization;rack_1/BladeEnclosure_2;1225683000000;0.786;
49utlization;rack_1/BladeEnclosure_2;1225684800000;0.571;
50utlization;rack_1/BladeEnclosure_2;1225686600000;0.5;
51utlization;rack_1/BladeEnclosure_2;1225690200000;0.429;
52utlization;rack_1/BladeEnclosure_2;1225690800000;0.357;
53utlization;rack_1/BladeEnclosure_2;1225693800000;0.214;
54utlization;rack_1/BladeEnclosure_2;1225699200000;0.071;
55utlization;rack_1/BladeEnclosure_2;1225706400000;0;
56mean: 0.474025974025974
57utlization;rack_1/BladeEnclosure_3;1225666800000;0;
58utlization;rack_1/BladeEnclosure_3;1225676400000;0.071;
59utlization;rack_1/BladeEnclosure_3;1225678400000;0.5;
60utlization;rack_1/BladeEnclosure_3;1225679000000;0.714;
61utlization;rack_1/BladeEnclosure_3;1225685600000;0.643;
62utlization;rack_1/BladeEnclosure_3;1225686200000;0.571;
63utlization;rack_1/BladeEnclosure_3;1225689200000;0.5;
64utlization;rack_1/BladeEnclosure_3;1225689800000;0.429;
65utlization;rack_1/BladeEnclosure_3;1225690800000;0.357;
66utlization;rack_1/BladeEnclosure_3;1225692800000;0.214;
67utlization;rack_1/BladeEnclosure_3;1225703600000;0.071;
68utlization;rack_1/BladeEnclosure_3;1225704200000;0;
69utlization;rack_1/BladeEnclosure_3;1225706400000;0;
70mean: 0.2792207792207792
71utlization;rack_1/BladeEnclosure_4;1225666800000;0;
72utlization;rack_1/BladeEnclosure_4;1225706400000;0;
73mean: 0.0
74utlization;rack_1/BladeEnclosure_5;1225666800000;0;
75utlization;rack_1/BladeEnclosure_5;1225706400000;0;
76mean: 0.0
77utlization;rack_1/BladeEnclosure_6;1225666800000;0;
78utlization;rack_1/BladeEnclosure_6;1225706400000;0;
79mean: 0.0
80utlization;rack_1/BladeEnclosure_1/Node_1;1225666800000;1;
81utlization;rack_1/BladeEnclosure_1/Node_1;1225674000000;1;
82utlization;rack_1/BladeEnclosure_1/Node_1;1225681200000;0;
83utlization;rack_1/BladeEnclosure_1/Node_1;1225706400000;0;
84mean: 0.36363636363636365
85utlization;rack_1/BladeEnclosure_1/Node_2;1225666800000;1;
86utlization;rack_1/BladeEnclosure_1/Node_2;1225695600000;0;
87utlization;rack_1/BladeEnclosure_1/Node_2;1225706400000;0;
88mean: 0.7272727272727273
89utlization;rack_1/BladeEnclosure_1/Node_3;1225666800000;1;
90utlization;rack_1/BladeEnclosure_1/Node_3;1225674000000;1;
91utlization;rack_1/BladeEnclosure_1/Node_3;1225681200000;0;
92utlization;rack_1/BladeEnclosure_1/Node_3;1225706400000;0;
93mean: 0.36363636363636365
94utlization;rack_1/BladeEnclosure_1/Node_4;1225666800000;1;
95utlization;rack_1/BladeEnclosure_1/Node_4;1225674000000;1;
96utlization;rack_1/BladeEnclosure_1/Node_4;1225681200000;0;
97utlization;rack_1/BladeEnclosure_1/Node_4;1225706400000;0;
98mean: 0.36363636363636365
99utlization;rack_1/BladeEnclosure_1/Node_5;1225666800000;1;
100utlization;rack_1/BladeEnclosure_1/Node_5;1225674000000;1;
101utlization;rack_1/BladeEnclosure_1/Node_5;1225684800000;0;
102utlization;rack_1/BladeEnclosure_1/Node_5;1225706400000;0;
103mean: 0.45454545454545453
104utlization;rack_1/BladeEnclosure_1/Node_6;1225666800000;1;
105utlization;rack_1/BladeEnclosure_1/Node_6;1225677600000;1;
106utlization;rack_1/BladeEnclosure_1/Node_6;1225706400000;0;
107mean: 1.0
108utlization;rack_1/BladeEnclosure_1/Node_7;1225666800000;1;
109utlization;rack_1/BladeEnclosure_1/Node_7;1225681200000;0;
110utlization;rack_1/BladeEnclosure_1/Node_7;1225706400000;0;
111mean: 0.36363636363636365
112utlization;rack_1/BladeEnclosure_1/Node_8;1225666800000;1;
113utlization;rack_1/BladeEnclosure_1/Node_8;1225695600000;0;
114utlization;rack_1/BladeEnclosure_1/Node_8;1225706400000;0;
115mean: 0.7272727272727273
116utlization;rack_1/BladeEnclosure_1/Node_9;1225666800000;1;
117utlization;rack_1/BladeEnclosure_1/Node_9;1225674000000;0;
118utlization;rack_1/BladeEnclosure_1/Node_9;1225675800000;1;
119utlization;rack_1/BladeEnclosure_1/Node_9;1225683000000;0;
120utlization;rack_1/BladeEnclosure_1/Node_9;1225706400000;0;
121mean: 0.36363636363636365
122utlization;rack_1/BladeEnclosure_1/Node_10;1225666800000;1;
123utlization;rack_1/BladeEnclosure_1/Node_10;1225677600000;1;
124utlization;rack_1/BladeEnclosure_1/Node_10;1225684800000;0;
125utlization;rack_1/BladeEnclosure_1/Node_10;1225706400000;0;
126mean: 0.45454545454545453
127utlization;rack_1/BladeEnclosure_1/Node_11;1225666800000;1;
128utlization;rack_1/BladeEnclosure_1/Node_11;1225681200000;0;
129utlization;rack_1/BladeEnclosure_1/Node_11;1225706400000;0;
130mean: 0.36363636363636365
131utlization;rack_1/BladeEnclosure_1/Node_12;1225666800000;1;
132utlization;rack_1/BladeEnclosure_1/Node_12;1225695600000;0;
133utlization;rack_1/BladeEnclosure_1/Node_12;1225706400000;0;
134mean: 0.7272727272727273
135utlization;rack_1/BladeEnclosure_1/Node_13;1225666800000;1;
136utlization;rack_1/BladeEnclosure_1/Node_13;1225674000000;0;
137utlization;rack_1/BladeEnclosure_1/Node_13;1225675800000;1;
138utlization;rack_1/BladeEnclosure_1/Node_13;1225686600000;0;
139utlization;rack_1/BladeEnclosure_1/Node_13;1225706400000;0;
140mean: 0.45454545454545453
141utlization;rack_1/BladeEnclosure_1/Node_14;1225666800000;0;
142utlization;rack_1/BladeEnclosure_1/Node_14;1225668600000;1;
143utlization;rack_1/BladeEnclosure_1/Node_14;1225690200000;0;
144utlization;rack_1/BladeEnclosure_1/Node_14;1225706400000;0;
145mean: 0.5454545454545454
146utlization;rack_1/BladeEnclosure_2/Node_15;1225666800000;0;
147utlization;rack_1/BladeEnclosure_2/Node_15;1225668600000;1;
148utlization;rack_1/BladeEnclosure_2/Node_15;1225693800000;0;
149utlization;rack_1/BladeEnclosure_2/Node_15;1225706400000;0;
150mean: 0.6363636363636364
151utlization;rack_1/BladeEnclosure_2/Node_16;1225666800000;0;
152utlization;rack_1/BladeEnclosure_2/Node_16;1225668600000;1;
153utlization;rack_1/BladeEnclosure_2/Node_16;1225690200000;0;
154utlization;rack_1/BladeEnclosure_2/Node_16;1225706400000;0;
155mean: 0.5454545454545454
156utlization;rack_1/BladeEnclosure_2/Node_17;1225666800000;0;
157utlization;rack_1/BladeEnclosure_2/Node_17;1225668600000;1;
158utlization;rack_1/BladeEnclosure_2/Node_17;1225693800000;0;
159utlization;rack_1/BladeEnclosure_2/Node_17;1225706400000;0;
160mean: 0.6363636363636364
161utlization;rack_1/BladeEnclosure_2/Node_18;1225666800000;0;
162utlization;rack_1/BladeEnclosure_2/Node_18;1225670400000;1;
163utlization;rack_1/BladeEnclosure_2/Node_18;1225684800000;0;
164utlization;rack_1/BladeEnclosure_2/Node_18;1225706400000;0;
165mean: 0.36363636363636365
166utlization;rack_1/BladeEnclosure_2/Node_19;1225666800000;0;
167utlization;rack_1/BladeEnclosure_2/Node_19;1225670400000;1;
168utlization;rack_1/BladeEnclosure_2/Node_19;1225681200000;0;
169utlization;rack_1/BladeEnclosure_2/Node_19;1225706400000;0;
170mean: 0.2727272727272727
171utlization;rack_1/BladeEnclosure_2/Node_20;1225666800000;0;
172utlization;rack_1/BladeEnclosure_2/Node_20;1225670400000;1;
173utlization;rack_1/BladeEnclosure_2/Node_20;1225677600000;1;
174utlization;rack_1/BladeEnclosure_2/Node_20;1225699200000;0;
175utlization;rack_1/BladeEnclosure_2/Node_20;1225706400000;0;
176mean: 0.7272727272727273
177utlization;rack_1/BladeEnclosure_2/Node_21;1225666800000;0;
178utlization;rack_1/BladeEnclosure_2/Node_21;1225670400000;1;
179utlization;rack_1/BladeEnclosure_2/Node_21;1225677600000;1;
180utlization;rack_1/BladeEnclosure_2/Node_21;1225706400000;0;
181mean: 0.9090909090909092
182utlization;rack_1/BladeEnclosure_2/Node_22;1225666800000;0;
183utlization;rack_1/BladeEnclosure_2/Node_22;1225670400000;1;
184utlization;rack_1/BladeEnclosure_2/Node_22;1225684800000;0;
185utlization;rack_1/BladeEnclosure_2/Node_22;1225706400000;0;
186mean: 0.36363636363636365
187utlization;rack_1/BladeEnclosure_2/Node_23;1225666800000;0;
188utlization;rack_1/BladeEnclosure_2/Node_23;1225670400000;1;
189utlization;rack_1/BladeEnclosure_2/Node_23;1225681200000;0;
190utlization;rack_1/BladeEnclosure_2/Node_23;1225706400000;0;
191mean: 0.2727272727272727
192utlization;rack_1/BladeEnclosure_2/Node_24;1225666800000;0;
193utlization;rack_1/BladeEnclosure_2/Node_24;1225670400000;1;
194utlization;rack_1/BladeEnclosure_2/Node_24;1225677600000;1;
195utlization;rack_1/BladeEnclosure_2/Node_24;1225684800000;0;
196utlization;rack_1/BladeEnclosure_2/Node_24;1225706400000;0;
197mean: 0.36363636363636365
198utlization;rack_1/BladeEnclosure_2/Node_25;1225666800000;0;
199utlization;rack_1/BladeEnclosure_2/Node_25;1225670400000;1;
200utlization;rack_1/BladeEnclosure_2/Node_25;1225677600000;1;
201utlization;rack_1/BladeEnclosure_2/Node_25;1225699200000;0;
202utlization;rack_1/BladeEnclosure_2/Node_25;1225706400000;0;
203mean: 0.7272727272727273
204utlization;rack_1/BladeEnclosure_2/Node_26;1225666800000;0;
205utlization;rack_1/BladeEnclosure_2/Node_26;1225675800000;1;
206utlization;rack_1/BladeEnclosure_2/Node_26;1225683000000;0;
207utlization;rack_1/BladeEnclosure_2/Node_26;1225706400000;0;
208mean: 0.18181818181818182
209utlization;rack_1/BladeEnclosure_2/Node_27;1225666800000;0;
210utlization;rack_1/BladeEnclosure_2/Node_27;1225675800000;1;
211utlization;rack_1/BladeEnclosure_2/Node_27;1225686600000;0;
212utlization;rack_1/BladeEnclosure_2/Node_27;1225706400000;0;
213mean: 0.2727272727272727
214utlization;rack_1/BladeEnclosure_2/Node_28;1225666800000;0;
215utlization;rack_1/BladeEnclosure_2/Node_28;1225676400000;1;
216utlization;rack_1/BladeEnclosure_2/Node_28;1225690800000;0;
217utlization;rack_1/BladeEnclosure_2/Node_28;1225706400000;0;
218mean: 0.36363636363636365
219utlization;rack_1/BladeEnclosure_3/Node_29;1225666800000;0;
220utlization;rack_1/BladeEnclosure_3/Node_29;1225676400000;1;
221utlization;rack_1/BladeEnclosure_3/Node_29;1225690800000;0;
222utlization;rack_1/BladeEnclosure_3/Node_29;1225706400000;0;
223mean: 0.36363636363636365
224utlization;rack_1/BladeEnclosure_3/Node_30;1225666800000;0;
225utlization;rack_1/BladeEnclosure_3/Node_30;1225678400000;1;
226utlization;rack_1/BladeEnclosure_3/Node_30;1225703600000;0;
227utlization;rack_1/BladeEnclosure_3/Node_30;1225706400000;0;
228mean: 0.6363636363636364
229utlization;rack_1/BladeEnclosure_3/Node_31;1225666800000;0;
230utlization;rack_1/BladeEnclosure_3/Node_31;1225678400000;1;
231utlization;rack_1/BladeEnclosure_3/Node_31;1225692800000;0;
232utlization;rack_1/BladeEnclosure_3/Node_31;1225706400000;0;
233mean: 0.36363636363636365
234utlization;rack_1/BladeEnclosure_3/Node_32;1225666800000;0;
235utlization;rack_1/BladeEnclosure_3/Node_32;1225678400000;1;
236utlization;rack_1/BladeEnclosure_3/Node_32;1225685600000;0;
237utlization;rack_1/BladeEnclosure_3/Node_32;1225706400000;0;
238mean: 0.18181818181818182
239utlization;rack_1/BladeEnclosure_3/Node_33;1225666800000;0;
240utlization;rack_1/BladeEnclosure_3/Node_33;1225678400000;1;
241utlization;rack_1/BladeEnclosure_3/Node_33;1225703600000;0;
242utlization;rack_1/BladeEnclosure_3/Node_33;1225706400000;0;
243mean: 0.6363636363636364
244utlization;rack_1/BladeEnclosure_3/Node_34;1225666800000;0;
245utlization;rack_1/BladeEnclosure_3/Node_34;1225678400000;1;
246utlization;rack_1/BladeEnclosure_3/Node_34;1225692800000;0;
247utlization;rack_1/BladeEnclosure_3/Node_34;1225706400000;0;
248mean: 0.36363636363636365
249utlization;rack_1/BladeEnclosure_3/Node_35;1225666800000;0;
250utlization;rack_1/BladeEnclosure_3/Node_35;1225678400000;1;
251utlization;rack_1/BladeEnclosure_3/Node_35;1225689200000;0;
252utlization;rack_1/BladeEnclosure_3/Node_35;1225706400000;0;
253mean: 0.2727272727272727
254utlization;rack_1/BladeEnclosure_3/Node_36;1225666800000;0;
255utlization;rack_1/BladeEnclosure_3/Node_36;1225679000000;1;
256utlization;rack_1/BladeEnclosure_3/Node_36;1225704200000;0;
257utlization;rack_1/BladeEnclosure_3/Node_36;1225706400000;0;
258mean: 0.6363636363636364
259utlization;rack_1/BladeEnclosure_3/Node_37;1225666800000;0;
260utlization;rack_1/BladeEnclosure_3/Node_37;1225679000000;1;
261utlization;rack_1/BladeEnclosure_3/Node_37;1225686200000;0;
262utlization;rack_1/BladeEnclosure_3/Node_37;1225706400000;0;
263mean: 0.18181818181818182
264utlization;rack_1/BladeEnclosure_3/Node_38;1225666800000;0;
265utlization;rack_1/BladeEnclosure_3/Node_38;1225679000000;1;
266utlization;rack_1/BladeEnclosure_3/Node_38;1225689800000;0;
267utlization;rack_1/BladeEnclosure_3/Node_38;1225706400000;0;
268mean: 0.2727272727272727
269utlization;rack_1/BladeEnclosure_3/Node_39;1225666800000;0;
270utlization;rack_1/BladeEnclosure_3/Node_39;1225706400000;0;
271mean: 0.0
272utlization;rack_1/BladeEnclosure_3/Node_40;1225666800000;0;
273utlization;rack_1/BladeEnclosure_3/Node_40;1225706400000;0;
274mean: 0.0
275utlization;rack_1/BladeEnclosure_3/Node_41;1225666800000;0;
276utlization;rack_1/BladeEnclosure_3/Node_41;1225706400000;0;
277mean: 0.0
278utlization;rack_1/BladeEnclosure_3/Node_42;1225666800000;0;
279utlization;rack_1/BladeEnclosure_3/Node_42;1225706400000;0;
280mean: 0.0
281utlization;rack_1/BladeEnclosure_4/Node_43;1225666800000;0;
282utlization;rack_1/BladeEnclosure_4/Node_43;1225706400000;0;
283mean: 0.0
284utlization;rack_1/BladeEnclosure_4/Node_44;1225666800000;0;
285utlization;rack_1/BladeEnclosure_4/Node_44;1225706400000;0;
286mean: 0.0
287utlization;rack_1/BladeEnclosure_4/Node_45;1225666800000;0;
288utlization;rack_1/BladeEnclosure_4/Node_45;1225706400000;0;
289mean: 0.0
290utlization;rack_1/BladeEnclosure_4/Node_46;1225666800000;0;
291utlization;rack_1/BladeEnclosure_4/Node_46;1225706400000;0;
292mean: 0.0
293utlization;rack_1/BladeEnclosure_4/Node_47;1225666800000;0;
294utlization;rack_1/BladeEnclosure_4/Node_47;1225706400000;0;
295mean: 0.0
296utlization;rack_1/BladeEnclosure_4/Node_48;1225666800000;0;
297utlization;rack_1/BladeEnclosure_4/Node_48;1225706400000;0;
298mean: 0.0
299utlization;rack_1/BladeEnclosure_4/Node_49;1225666800000;0;
300utlization;rack_1/BladeEnclosure_4/Node_49;1225706400000;0;
301mean: 0.0
302utlization;rack_1/BladeEnclosure_4/Node_50;1225666800000;0;
303utlization;rack_1/BladeEnclosure_4/Node_50;1225706400000;0;
304mean: 0.0
305utlization;rack_1/BladeEnclosure_4/Node_51;1225666800000;0;
306utlization;rack_1/BladeEnclosure_4/Node_51;1225706400000;0;
307mean: 0.0
308utlization;rack_1/BladeEnclosure_4/Node_52;1225666800000;0;
309utlization;rack_1/BladeEnclosure_4/Node_52;1225706400000;0;
310mean: 0.0
311utlization;rack_1/BladeEnclosure_4/Node_53;1225666800000;0;
312utlization;rack_1/BladeEnclosure_4/Node_53;1225706400000;0;
313mean: 0.0
314utlization;rack_1/BladeEnclosure_4/Node_54;1225666800000;0;
315utlization;rack_1/BladeEnclosure_4/Node_54;1225706400000;0;
316mean: 0.0
317utlization;rack_1/BladeEnclosure_4/Node_55;1225666800000;0;
318utlization;rack_1/BladeEnclosure_4/Node_55;1225706400000;0;
319mean: 0.0
320utlization;rack_1/BladeEnclosure_4/Node_56;1225666800000;0;
321utlization;rack_1/BladeEnclosure_4/Node_56;1225706400000;0;
322mean: 0.0
323utlization;rack_1/BladeEnclosure_5/Node_57;1225666800000;0;
324utlization;rack_1/BladeEnclosure_5/Node_57;1225706400000;0;
325mean: 0.0
326utlization;rack_1/BladeEnclosure_5/Node_58;1225666800000;0;
327utlization;rack_1/BladeEnclosure_5/Node_58;1225706400000;0;
328mean: 0.0
329utlization;rack_1/BladeEnclosure_5/Node_59;1225666800000;0;
330utlization;rack_1/BladeEnclosure_5/Node_59;1225706400000;0;
331mean: 0.0
332utlization;rack_1/BladeEnclosure_5/Node_60;1225666800000;0;
333utlization;rack_1/BladeEnclosure_5/Node_60;1225706400000;0;
334mean: 0.0
335utlization;rack_1/BladeEnclosure_5/Node_61;1225666800000;0;
336utlization;rack_1/BladeEnclosure_5/Node_61;1225706400000;0;
337mean: 0.0
338utlization;rack_1/BladeEnclosure_5/Node_62;1225666800000;0;
339utlization;rack_1/BladeEnclosure_5/Node_62;1225706400000;0;
340mean: 0.0
341utlization;rack_1/BladeEnclosure_5/Node_63;1225666800000;0;
342utlization;rack_1/BladeEnclosure_5/Node_63;1225706400000;0;
343mean: 0.0
344utlization;rack_1/BladeEnclosure_5/Node_64;1225666800000;0;
345utlization;rack_1/BladeEnclosure_5/Node_64;1225706400000;0;
346mean: 0.0
347utlization;rack_1/BladeEnclosure_5/Node_65;1225666800000;0;
348utlization;rack_1/BladeEnclosure_5/Node_65;1225706400000;0;
349mean: 0.0
350utlization;rack_1/BladeEnclosure_5/Node_66;1225666800000;0;
351utlization;rack_1/BladeEnclosure_5/Node_66;1225706400000;0;
352mean: 0.0
353utlization;rack_1/BladeEnclosure_5/Node_67;1225666800000;0;
354utlization;rack_1/BladeEnclosure_5/Node_67;1225706400000;0;
355mean: 0.0
356utlization;rack_1/BladeEnclosure_5/Node_68;1225666800000;0;
357utlization;rack_1/BladeEnclosure_5/Node_68;1225706400000;0;
358mean: 0.0
359utlization;rack_1/BladeEnclosure_5/Node_69;1225666800000;0;
360utlization;rack_1/BladeEnclosure_5/Node_69;1225706400000;0;
361mean: 0.0
362utlization;rack_1/BladeEnclosure_5/Node_70;1225666800000;0;
363utlization;rack_1/BladeEnclosure_5/Node_70;1225706400000;0;
364mean: 0.0
365utlization;rack_1/BladeEnclosure_6/Node_71;1225666800000;0;
366utlization;rack_1/BladeEnclosure_6/Node_71;1225706400000;0;
367mean: 0.0
368utlization;rack_1/BladeEnclosure_6/Node_72;1225666800000;0;
369utlization;rack_1/BladeEnclosure_6/Node_72;1225706400000;0;
370mean: 0.0
371utlization;rack_1/BladeEnclosure_6/Node_73;1225666800000;0;
372utlization;rack_1/BladeEnclosure_6/Node_73;1225706400000;0;
373mean: 0.0
374utlization;rack_1/BladeEnclosure_6/Node_74;1225666800000;0;
375utlization;rack_1/BladeEnclosure_6/Node_74;1225706400000;0;
376mean: 0.0
377utlization;rack_1/BladeEnclosure_6/Node_75;1225666800000;0;
378utlization;rack_1/BladeEnclosure_6/Node_75;1225706400000;0;
379mean: 0.0
380utlization;rack_1/BladeEnclosure_6/Node_76;1225666800000;0;
381utlization;rack_1/BladeEnclosure_6/Node_76;1225706400000;0;
382mean: 0.0
383utlization;rack_1/BladeEnclosure_6/Node_77;1225666800000;0;
384utlization;rack_1/BladeEnclosure_6/Node_77;1225706400000;0;
385mean: 0.0
386utlization;rack_1/BladeEnclosure_6/Node_78;1225666800000;0;
387utlization;rack_1/BladeEnclosure_6/Node_78;1225706400000;0;
388mean: 0.0
389utlization;rack_1/BladeEnclosure_6/Node_79;1225666800000;0;
390utlization;rack_1/BladeEnclosure_6/Node_79;1225706400000;0;
391mean: 0.0
392utlization;rack_1/BladeEnclosure_6/Node_80;1225666800000;0;
393utlization;rack_1/BladeEnclosure_6/Node_80;1225706400000;0;
394mean: 0.0
395utlization;rack_1/BladeEnclosure_6/Node_81;1225666800000;0;
396utlization;rack_1/BladeEnclosure_6/Node_81;1225706400000;0;
397mean: 0.0
398utlization;rack_1/BladeEnclosure_6/Node_82;1225666800000;0;
399utlization;rack_1/BladeEnclosure_6/Node_82;1225706400000;0;
400mean: 0.0
401utlization;rack_1/BladeEnclosure_6/Node_83;1225666800000;0;
402utlization;rack_1/BladeEnclosure_6/Node_83;1225706400000;0;
403mean: 0.0
404utlization;rack_1/BladeEnclosure_6/Node_84;1225666800000;0;
405utlization;rack_1/BladeEnclosure_6/Node_84;1225706400000;0;
406mean: 0.0
407utlization;rack_1/BladeEnclosure_1/Node_1/Processor_1;1225666800000;1;
408utlization;rack_1/BladeEnclosure_1/Node_1/Processor_1;1225674000000;1;
409utlization;rack_1/BladeEnclosure_1/Node_1/Processor_1;1225681200000;0;
410utlization;rack_1/BladeEnclosure_1/Node_1/Processor_1;1225706400000;0;
411mean: 0.36363636363636365
412utlization;rack_1/BladeEnclosure_1/Node_1/Processor_2;1225666800000;1;
413utlization;rack_1/BladeEnclosure_1/Node_1/Processor_2;1225674000000;1;
414utlization;rack_1/BladeEnclosure_1/Node_1/Processor_2;1225681200000;0;
415utlization;rack_1/BladeEnclosure_1/Node_1/Processor_2;1225706400000;0;
416mean: 0.36363636363636365
417utlization;rack_1/BladeEnclosure_1/Node_1/Processor_3;1225666800000;1;
418utlization;rack_1/BladeEnclosure_1/Node_1/Processor_3;1225674000000;1;
419utlization;rack_1/BladeEnclosure_1/Node_1/Processor_3;1225681200000;0;
420utlization;rack_1/BladeEnclosure_1/Node_1/Processor_3;1225706400000;0;
421mean: 0.36363636363636365
422utlization;rack_1/BladeEnclosure_1/Node_1/Processor_4;1225666800000;1;
423utlization;rack_1/BladeEnclosure_1/Node_1/Processor_4;1225674000000;1;
424utlization;rack_1/BladeEnclosure_1/Node_1/Processor_4;1225681200000;0;
425utlization;rack_1/BladeEnclosure_1/Node_1/Processor_4;1225706400000;0;
426mean: 0.36363636363636365
427utlization;rack_1/BladeEnclosure_1/Node_2/Processor_5;1225666800000;1;
428utlization;rack_1/BladeEnclosure_1/Node_2/Processor_5;1225695600000;0;
429utlization;rack_1/BladeEnclosure_1/Node_2/Processor_5;1225706400000;0;
430mean: 0.7272727272727273
431utlization;rack_1/BladeEnclosure_1/Node_2/Processor_6;1225666800000;1;
432utlization;rack_1/BladeEnclosure_1/Node_2/Processor_6;1225695600000;0;
433utlization;rack_1/BladeEnclosure_1/Node_2/Processor_6;1225706400000;0;
434mean: 0.7272727272727273
435utlization;rack_1/BladeEnclosure_1/Node_2/Processor_7;1225666800000;1;
436utlization;rack_1/BladeEnclosure_1/Node_2/Processor_7;1225695600000;0;
437utlization;rack_1/BladeEnclosure_1/Node_2/Processor_7;1225706400000;0;
438mean: 0.7272727272727273
439utlization;rack_1/BladeEnclosure_1/Node_2/Processor_8;1225666800000;1;
440utlization;rack_1/BladeEnclosure_1/Node_2/Processor_8;1225695600000;0;
441utlization;rack_1/BladeEnclosure_1/Node_2/Processor_8;1225706400000;0;
442mean: 0.7272727272727273
443utlization;rack_1/BladeEnclosure_1/Node_3/Processor_9;1225666800000;1;
444utlization;rack_1/BladeEnclosure_1/Node_3/Processor_9;1225674000000;1;
445utlization;rack_1/BladeEnclosure_1/Node_3/Processor_9;1225681200000;0;
446utlization;rack_1/BladeEnclosure_1/Node_3/Processor_9;1225706400000;0;
447mean: 0.36363636363636365
448utlization;rack_1/BladeEnclosure_1/Node_3/Processor_10;1225666800000;1;
449utlization;rack_1/BladeEnclosure_1/Node_3/Processor_10;1225674000000;1;
450utlization;rack_1/BladeEnclosure_1/Node_3/Processor_10;1225681200000;0;
451utlization;rack_1/BladeEnclosure_1/Node_3/Processor_10;1225706400000;0;
452mean: 0.36363636363636365
453utlization;rack_1/BladeEnclosure_1/Node_3/Processor_11;1225666800000;1;
454utlization;rack_1/BladeEnclosure_1/Node_3/Processor_11;1225674000000;1;
455utlization;rack_1/BladeEnclosure_1/Node_3/Processor_11;1225681200000;0;
456utlization;rack_1/BladeEnclosure_1/Node_3/Processor_11;1225706400000;0;
457mean: 0.36363636363636365
458utlization;rack_1/BladeEnclosure_1/Node_3/Processor_12;1225666800000;1;
459utlization;rack_1/BladeEnclosure_1/Node_3/Processor_12;1225674000000;1;
460utlization;rack_1/BladeEnclosure_1/Node_3/Processor_12;1225681200000;0;
461utlization;rack_1/BladeEnclosure_1/Node_3/Processor_12;1225706400000;0;
462mean: 0.36363636363636365
463utlization;rack_1/BladeEnclosure_1/Node_4/Processor_13;1225666800000;1;
464utlization;rack_1/BladeEnclosure_1/Node_4/Processor_13;1225674000000;1;
465utlization;rack_1/BladeEnclosure_1/Node_4/Processor_13;1225681200000;0;
466utlization;rack_1/BladeEnclosure_1/Node_4/Processor_13;1225706400000;0;
467mean: 0.36363636363636365
468utlization;rack_1/BladeEnclosure_1/Node_4/Processor_14;1225666800000;1;
469utlization;rack_1/BladeEnclosure_1/Node_4/Processor_14;1225674000000;1;
470utlization;rack_1/BladeEnclosure_1/Node_4/Processor_14;1225681200000;0;
471utlization;rack_1/BladeEnclosure_1/Node_4/Processor_14;1225706400000;0;
472mean: 0.36363636363636365
473utlization;rack_1/BladeEnclosure_1/Node_4/Processor_15;1225666800000;1;
474utlization;rack_1/BladeEnclosure_1/Node_4/Processor_15;1225674000000;1;
475utlization;rack_1/BladeEnclosure_1/Node_4/Processor_15;1225681200000;0;
476utlization;rack_1/BladeEnclosure_1/Node_4/Processor_15;1225706400000;0;
477mean: 0.36363636363636365
478utlization;rack_1/BladeEnclosure_1/Node_4/Processor_16;1225666800000;1;
479utlization;rack_1/BladeEnclosure_1/Node_4/Processor_16;1225674000000;1;
480utlization;rack_1/BladeEnclosure_1/Node_4/Processor_16;1225681200000;0;
481utlization;rack_1/BladeEnclosure_1/Node_4/Processor_16;1225706400000;0;
482mean: 0.36363636363636365
483utlization;rack_1/BladeEnclosure_1/Node_5/Processor_17;1225666800000;1;
484utlization;rack_1/BladeEnclosure_1/Node_5/Processor_17;1225674000000;1;
485utlization;rack_1/BladeEnclosure_1/Node_5/Processor_17;1225684800000;0;
486utlization;rack_1/BladeEnclosure_1/Node_5/Processor_17;1225706400000;0;
487mean: 0.45454545454545453
488utlization;rack_1/BladeEnclosure_1/Node_5/Processor_18;1225666800000;1;
489utlization;rack_1/BladeEnclosure_1/Node_5/Processor_18;1225674000000;1;
490utlization;rack_1/BladeEnclosure_1/Node_5/Processor_18;1225684800000;0;
491utlization;rack_1/BladeEnclosure_1/Node_5/Processor_18;1225706400000;0;
492mean: 0.45454545454545453
493utlization;rack_1/BladeEnclosure_1/Node_5/Processor_19;1225666800000;1;
494utlization;rack_1/BladeEnclosure_1/Node_5/Processor_19;1225674000000;1;
495utlization;rack_1/BladeEnclosure_1/Node_5/Processor_19;1225684800000;0;
496utlization;rack_1/BladeEnclosure_1/Node_5/Processor_19;1225706400000;0;
497mean: 0.45454545454545453
498utlization;rack_1/BladeEnclosure_1/Node_5/Processor_20;1225666800000;1;
499utlization;rack_1/BladeEnclosure_1/Node_5/Processor_20;1225674000000;1;
500utlization;rack_1/BladeEnclosure_1/Node_5/Processor_20;1225684800000;0;
501utlization;rack_1/BladeEnclosure_1/Node_5/Processor_20;1225706400000;0;
502mean: 0.45454545454545453
503utlization;rack_1/BladeEnclosure_1/Node_6/Processor_21;1225666800000;1;
504utlization;rack_1/BladeEnclosure_1/Node_6/Processor_21;1225677600000;1;
505utlization;rack_1/BladeEnclosure_1/Node_6/Processor_21;1225706400000;0;
506mean: 1.0
507utlization;rack_1/BladeEnclosure_1/Node_6/Processor_22;1225666800000;1;
508utlization;rack_1/BladeEnclosure_1/Node_6/Processor_22;1225677600000;1;
509utlization;rack_1/BladeEnclosure_1/Node_6/Processor_22;1225706400000;0;
510mean: 1.0
511utlization;rack_1/BladeEnclosure_1/Node_6/Processor_23;1225666800000;1;
512utlization;rack_1/BladeEnclosure_1/Node_6/Processor_23;1225677600000;1;
513utlization;rack_1/BladeEnclosure_1/Node_6/Processor_23;1225706400000;0;
514mean: 1.0
515utlization;rack_1/BladeEnclosure_1/Node_6/Processor_24;1225666800000;1;
516utlization;rack_1/BladeEnclosure_1/Node_6/Processor_24;1225677600000;1;
517utlization;rack_1/BladeEnclosure_1/Node_6/Processor_24;1225706400000;0;
518mean: 1.0
519utlization;rack_1/BladeEnclosure_1/Node_7/Processor_25;1225666800000;1;
520utlization;rack_1/BladeEnclosure_1/Node_7/Processor_25;1225681200000;0;
521utlization;rack_1/BladeEnclosure_1/Node_7/Processor_25;1225706400000;0;
522mean: 0.36363636363636365
523utlization;rack_1/BladeEnclosure_1/Node_7/Processor_26;1225666800000;1;
524utlization;rack_1/BladeEnclosure_1/Node_7/Processor_26;1225681200000;0;
525utlization;rack_1/BladeEnclosure_1/Node_7/Processor_26;1225706400000;0;
526mean: 0.36363636363636365
527utlization;rack_1/BladeEnclosure_1/Node_7/Processor_27;1225666800000;1;
528utlization;rack_1/BladeEnclosure_1/Node_7/Processor_27;1225681200000;0;
529utlization;rack_1/BladeEnclosure_1/Node_7/Processor_27;1225706400000;0;
530mean: 0.36363636363636365
531utlization;rack_1/BladeEnclosure_1/Node_7/Processor_28;1225666800000;1;
532utlization;rack_1/BladeEnclosure_1/Node_7/Processor_28;1225681200000;0;
533utlization;rack_1/BladeEnclosure_1/Node_7/Processor_28;1225706400000;0;
534mean: 0.36363636363636365
535utlization;rack_1/BladeEnclosure_1/Node_8/Processor_29;1225666800000;1;
536utlization;rack_1/BladeEnclosure_1/Node_8/Processor_29;1225695600000;0;
537utlization;rack_1/BladeEnclosure_1/Node_8/Processor_29;1225706400000;0;
538mean: 0.7272727272727273
539utlization;rack_1/BladeEnclosure_1/Node_8/Processor_30;1225666800000;1;
540utlization;rack_1/BladeEnclosure_1/Node_8/Processor_30;1225695600000;0;
541utlization;rack_1/BladeEnclosure_1/Node_8/Processor_30;1225706400000;0;
542mean: 0.7272727272727273
543utlization;rack_1/BladeEnclosure_1/Node_8/Processor_31;1225666800000;1;
544utlization;rack_1/BladeEnclosure_1/Node_8/Processor_31;1225695600000;0;
545utlization;rack_1/BladeEnclosure_1/Node_8/Processor_31;1225706400000;0;
546mean: 0.7272727272727273
547utlization;rack_1/BladeEnclosure_1/Node_8/Processor_32;1225666800000;1;
548utlization;rack_1/BladeEnclosure_1/Node_8/Processor_32;1225695600000;0;
549utlization;rack_1/BladeEnclosure_1/Node_8/Processor_32;1225706400000;0;
550mean: 0.7272727272727273
551utlization;rack_1/BladeEnclosure_1/Node_9/Processor_33;1225666800000;1;
552utlization;rack_1/BladeEnclosure_1/Node_9/Processor_33;1225674000000;0;
553utlization;rack_1/BladeEnclosure_1/Node_9/Processor_33;1225675800000;1;
554utlization;rack_1/BladeEnclosure_1/Node_9/Processor_33;1225683000000;0;
555utlization;rack_1/BladeEnclosure_1/Node_9/Processor_33;1225706400000;0;
556mean: 0.36363636363636365
557utlization;rack_1/BladeEnclosure_1/Node_9/Processor_34;1225666800000;1;
558utlization;rack_1/BladeEnclosure_1/Node_9/Processor_34;1225674000000;0;
559utlization;rack_1/BladeEnclosure_1/Node_9/Processor_34;1225675800000;1;
560utlization;rack_1/BladeEnclosure_1/Node_9/Processor_34;1225683000000;0;
561utlization;rack_1/BladeEnclosure_1/Node_9/Processor_34;1225706400000;0;
562mean: 0.36363636363636365
563utlization;rack_1/BladeEnclosure_1/Node_9/Processor_35;1225666800000;1;
564utlization;rack_1/BladeEnclosure_1/Node_9/Processor_35;1225674000000;0;
565utlization;rack_1/BladeEnclosure_1/Node_9/Processor_35;1225675800000;1;
566utlization;rack_1/BladeEnclosure_1/Node_9/Processor_35;1225683000000;0;
567utlization;rack_1/BladeEnclosure_1/Node_9/Processor_35;1225706400000;0;
568mean: 0.36363636363636365
569utlization;rack_1/BladeEnclosure_1/Node_9/Processor_36;1225666800000;1;
570utlization;rack_1/BladeEnclosure_1/Node_9/Processor_36;1225674000000;0;
571utlization;rack_1/BladeEnclosure_1/Node_9/Processor_36;1225675800000;1;
572utlization;rack_1/BladeEnclosure_1/Node_9/Processor_36;1225683000000;0;
573utlization;rack_1/BladeEnclosure_1/Node_9/Processor_36;1225706400000;0;
574mean: 0.36363636363636365
575utlization;rack_1/BladeEnclosure_1/Node_10/Processor_37;1225666800000;1;
576utlization;rack_1/BladeEnclosure_1/Node_10/Processor_37;1225677600000;1;
577utlization;rack_1/BladeEnclosure_1/Node_10/Processor_37;1225684800000;0;
578utlization;rack_1/BladeEnclosure_1/Node_10/Processor_37;1225706400000;0;
579mean: 0.45454545454545453
580utlization;rack_1/BladeEnclosure_1/Node_10/Processor_38;1225666800000;1;
581utlization;rack_1/BladeEnclosure_1/Node_10/Processor_38;1225677600000;1;
582utlization;rack_1/BladeEnclosure_1/Node_10/Processor_38;1225684800000;0;
583utlization;rack_1/BladeEnclosure_1/Node_10/Processor_38;1225706400000;0;
584mean: 0.45454545454545453
585utlization;rack_1/BladeEnclosure_1/Node_10/Processor_39;1225666800000;1;
586utlization;rack_1/BladeEnclosure_1/Node_10/Processor_39;1225677600000;1;
587utlization;rack_1/BladeEnclosure_1/Node_10/Processor_39;1225684800000;0;
588utlization;rack_1/BladeEnclosure_1/Node_10/Processor_39;1225706400000;0;
589mean: 0.45454545454545453
590utlization;rack_1/BladeEnclosure_1/Node_10/Processor_40;1225666800000;1;
591utlization;rack_1/BladeEnclosure_1/Node_10/Processor_40;1225677600000;1;
592utlization;rack_1/BladeEnclosure_1/Node_10/Processor_40;1225684800000;0;
593utlization;rack_1/BladeEnclosure_1/Node_10/Processor_40;1225706400000;0;
594mean: 0.45454545454545453
595utlization;rack_1/BladeEnclosure_1/Node_11/Processor_41;1225666800000;1;
596utlization;rack_1/BladeEnclosure_1/Node_11/Processor_41;1225681200000;0;
597utlization;rack_1/BladeEnclosure_1/Node_11/Processor_41;1225706400000;0;
598mean: 0.36363636363636365
599utlization;rack_1/BladeEnclosure_1/Node_11/Processor_42;1225666800000;1;
600utlization;rack_1/BladeEnclosure_1/Node_11/Processor_42;1225681200000;0;
601utlization;rack_1/BladeEnclosure_1/Node_11/Processor_42;1225706400000;0;
602mean: 0.36363636363636365
603utlization;rack_1/BladeEnclosure_1/Node_11/Processor_43;1225666800000;1;
604utlization;rack_1/BladeEnclosure_1/Node_11/Processor_43;1225681200000;0;
605utlization;rack_1/BladeEnclosure_1/Node_11/Processor_43;1225706400000;0;
606mean: 0.36363636363636365
607utlization;rack_1/BladeEnclosure_1/Node_11/Processor_44;1225666800000;1;
608utlization;rack_1/BladeEnclosure_1/Node_11/Processor_44;1225681200000;0;
609utlization;rack_1/BladeEnclosure_1/Node_11/Processor_44;1225706400000;0;
610mean: 0.36363636363636365
611utlization;rack_1/BladeEnclosure_1/Node_12/Processor_45;1225666800000;1;
612utlization;rack_1/BladeEnclosure_1/Node_12/Processor_45;1225695600000;0;
613utlization;rack_1/BladeEnclosure_1/Node_12/Processor_45;1225706400000;0;
614mean: 0.7272727272727273
615utlization;rack_1/BladeEnclosure_1/Node_12/Processor_46;1225666800000;1;
616utlization;rack_1/BladeEnclosure_1/Node_12/Processor_46;1225695600000;0;
617utlization;rack_1/BladeEnclosure_1/Node_12/Processor_46;1225706400000;0;
618mean: 0.7272727272727273
619utlization;rack_1/BladeEnclosure_1/Node_12/Processor_47;1225666800000;1;
620utlization;rack_1/BladeEnclosure_1/Node_12/Processor_47;1225695600000;0;
621utlization;rack_1/BladeEnclosure_1/Node_12/Processor_47;1225706400000;0;
622mean: 0.7272727272727273
623utlization;rack_1/BladeEnclosure_1/Node_12/Processor_48;1225666800000;1;
624utlization;rack_1/BladeEnclosure_1/Node_12/Processor_48;1225695600000;0;
625utlization;rack_1/BladeEnclosure_1/Node_12/Processor_48;1225706400000;0;
626mean: 0.7272727272727273
627utlization;rack_1/BladeEnclosure_1/Node_13/Processor_49;1225666800000;1;
628utlization;rack_1/BladeEnclosure_1/Node_13/Processor_49;1225674000000;0;
629utlization;rack_1/BladeEnclosure_1/Node_13/Processor_49;1225675800000;1;
630utlization;rack_1/BladeEnclosure_1/Node_13/Processor_49;1225686600000;0;
631utlization;rack_1/BladeEnclosure_1/Node_13/Processor_49;1225706400000;0;
632mean: 0.45454545454545453
633utlization;rack_1/BladeEnclosure_1/Node_13/Processor_50;1225666800000;1;
634utlization;rack_1/BladeEnclosure_1/Node_13/Processor_50;1225674000000;0;
635utlization;rack_1/BladeEnclosure_1/Node_13/Processor_50;1225675800000;1;
636utlization;rack_1/BladeEnclosure_1/Node_13/Processor_50;1225686600000;0;
637utlization;rack_1/BladeEnclosure_1/Node_13/Processor_50;1225706400000;0;
638mean: 0.45454545454545453
639utlization;rack_1/BladeEnclosure_1/Node_13/Processor_51;1225666800000;1;
640utlization;rack_1/BladeEnclosure_1/Node_13/Processor_51;1225674000000;0;
641utlization;rack_1/BladeEnclosure_1/Node_13/Processor_51;1225675800000;1;
642utlization;rack_1/BladeEnclosure_1/Node_13/Processor_51;1225686600000;0;
643utlization;rack_1/BladeEnclosure_1/Node_13/Processor_51;1225706400000;0;
644mean: 0.45454545454545453
645utlization;rack_1/BladeEnclosure_1/Node_13/Processor_52;1225666800000;1;
646utlization;rack_1/BladeEnclosure_1/Node_13/Processor_52;1225674000000;0;
647utlization;rack_1/BladeEnclosure_1/Node_13/Processor_52;1225675800000;1;
648utlization;rack_1/BladeEnclosure_1/Node_13/Processor_52;1225686600000;0;
649utlization;rack_1/BladeEnclosure_1/Node_13/Processor_52;1225706400000;0;
650mean: 0.45454545454545453
651utlization;rack_1/BladeEnclosure_1/Node_14/Processor_53;1225666800000;0;
652utlization;rack_1/BladeEnclosure_1/Node_14/Processor_53;1225668600000;1;
653utlization;rack_1/BladeEnclosure_1/Node_14/Processor_53;1225690200000;0;
654utlization;rack_1/BladeEnclosure_1/Node_14/Processor_53;1225706400000;0;
655mean: 0.5454545454545454
656utlization;rack_1/BladeEnclosure_1/Node_14/Processor_54;1225666800000;0;
657utlization;rack_1/BladeEnclosure_1/Node_14/Processor_54;1225668600000;1;
658utlization;rack_1/BladeEnclosure_1/Node_14/Processor_54;1225690200000;0;
659utlization;rack_1/BladeEnclosure_1/Node_14/Processor_54;1225706400000;0;
660mean: 0.5454545454545454
661utlization;rack_1/BladeEnclosure_1/Node_14/Processor_55;1225666800000;0;
662utlization;rack_1/BladeEnclosure_1/Node_14/Processor_55;1225668600000;1;
663utlization;rack_1/BladeEnclosure_1/Node_14/Processor_55;1225690200000;0;
664utlization;rack_1/BladeEnclosure_1/Node_14/Processor_55;1225706400000;0;
665mean: 0.5454545454545454
666utlization;rack_1/BladeEnclosure_1/Node_14/Processor_56;1225666800000;0;
667utlization;rack_1/BladeEnclosure_1/Node_14/Processor_56;1225668600000;1;
668utlization;rack_1/BladeEnclosure_1/Node_14/Processor_56;1225690200000;0;
669utlization;rack_1/BladeEnclosure_1/Node_14/Processor_56;1225706400000;0;
670mean: 0.5454545454545454
671utlization;rack_1/BladeEnclosure_2/Node_15/Processor_57;1225666800000;0;
672utlization;rack_1/BladeEnclosure_2/Node_15/Processor_57;1225668600000;1;
673utlization;rack_1/BladeEnclosure_2/Node_15/Processor_57;1225693800000;0;
674utlization;rack_1/BladeEnclosure_2/Node_15/Processor_57;1225706400000;0;
675mean: 0.6363636363636364
676utlization;rack_1/BladeEnclosure_2/Node_15/Processor_58;1225666800000;0;
677utlization;rack_1/BladeEnclosure_2/Node_15/Processor_58;1225668600000;1;
678utlization;rack_1/BladeEnclosure_2/Node_15/Processor_58;1225693800000;0;
679utlization;rack_1/BladeEnclosure_2/Node_15/Processor_58;1225706400000;0;
680mean: 0.6363636363636364
681utlization;rack_1/BladeEnclosure_2/Node_15/Processor_59;1225666800000;0;
682utlization;rack_1/BladeEnclosure_2/Node_15/Processor_59;1225668600000;1;
683utlization;rack_1/BladeEnclosure_2/Node_15/Processor_59;1225693800000;0;
684utlization;rack_1/BladeEnclosure_2/Node_15/Processor_59;1225706400000;0;
685mean: 0.6363636363636364
686utlization;rack_1/BladeEnclosure_2/Node_15/Processor_60;1225666800000;0;
687utlization;rack_1/BladeEnclosure_2/Node_15/Processor_60;1225668600000;1;
688utlization;rack_1/BladeEnclosure_2/Node_15/Processor_60;1225693800000;0;
689utlization;rack_1/BladeEnclosure_2/Node_15/Processor_60;1225706400000;0;
690mean: 0.6363636363636364
691utlization;rack_1/BladeEnclosure_2/Node_16/Processor_61;1225666800000;0;
692utlization;rack_1/BladeEnclosure_2/Node_16/Processor_61;1225668600000;1;
693utlization;rack_1/BladeEnclosure_2/Node_16/Processor_61;1225690200000;0;
694utlization;rack_1/BladeEnclosure_2/Node_16/Processor_61;1225706400000;0;
695mean: 0.5454545454545454
696utlization;rack_1/BladeEnclosure_2/Node_16/Processor_62;1225666800000;0;
697utlization;rack_1/BladeEnclosure_2/Node_16/Processor_62;1225668600000;1;
698utlization;rack_1/BladeEnclosure_2/Node_16/Processor_62;1225690200000;0;
699utlization;rack_1/BladeEnclosure_2/Node_16/Processor_62;1225706400000;0;
700mean: 0.5454545454545454
701utlization;rack_1/BladeEnclosure_2/Node_16/Processor_63;1225666800000;0;
702utlization;rack_1/BladeEnclosure_2/Node_16/Processor_63;1225668600000;1;
703utlization;rack_1/BladeEnclosure_2/Node_16/Processor_63;1225690200000;0;
704utlization;rack_1/BladeEnclosure_2/Node_16/Processor_63;1225706400000;0;
705mean: 0.5454545454545454
706utlization;rack_1/BladeEnclosure_2/Node_16/Processor_64;1225666800000;0;
707utlization;rack_1/BladeEnclosure_2/Node_16/Processor_64;1225668600000;1;
708utlization;rack_1/BladeEnclosure_2/Node_16/Processor_64;1225690200000;0;
709utlization;rack_1/BladeEnclosure_2/Node_16/Processor_64;1225706400000;0;
710mean: 0.5454545454545454
711utlization;rack_1/BladeEnclosure_2/Node_17/Processor_65;1225666800000;0;
712utlization;rack_1/BladeEnclosure_2/Node_17/Processor_65;1225668600000;1;
713utlization;rack_1/BladeEnclosure_2/Node_17/Processor_65;1225693800000;0;
714utlization;rack_1/BladeEnclosure_2/Node_17/Processor_65;1225706400000;0;
715mean: 0.6363636363636364
716utlization;rack_1/BladeEnclosure_2/Node_17/Processor_66;1225666800000;0;
717utlization;rack_1/BladeEnclosure_2/Node_17/Processor_66;1225668600000;1;
718utlization;rack_1/BladeEnclosure_2/Node_17/Processor_66;1225693800000;0;
719utlization;rack_1/BladeEnclosure_2/Node_17/Processor_66;1225706400000;0;
720mean: 0.6363636363636364
721utlization;rack_1/BladeEnclosure_2/Node_17/Processor_67;1225666800000;0;
722utlization;rack_1/BladeEnclosure_2/Node_17/Processor_67;1225668600000;1;
723utlization;rack_1/BladeEnclosure_2/Node_17/Processor_67;1225693800000;0;
724utlization;rack_1/BladeEnclosure_2/Node_17/Processor_67;1225706400000;0;
725mean: 0.6363636363636364
726utlization;rack_1/BladeEnclosure_2/Node_17/Processor_68;1225666800000;0;
727utlization;rack_1/BladeEnclosure_2/Node_17/Processor_68;1225668600000;1;
728utlization;rack_1/BladeEnclosure_2/Node_17/Processor_68;1225693800000;0;
729utlization;rack_1/BladeEnclosure_2/Node_17/Processor_68;1225706400000;0;
730mean: 0.6363636363636364
731utlization;rack_1/BladeEnclosure_2/Node_18/Processor_69;1225666800000;0;
732utlization;rack_1/BladeEnclosure_2/Node_18/Processor_69;1225670400000;1;
733utlization;rack_1/BladeEnclosure_2/Node_18/Processor_69;1225684800000;0;
734utlization;rack_1/BladeEnclosure_2/Node_18/Processor_69;1225706400000;0;
735mean: 0.36363636363636365
736utlization;rack_1/BladeEnclosure_2/Node_18/Processor_70;1225666800000;0;
737utlization;rack_1/BladeEnclosure_2/Node_18/Processor_70;1225670400000;1;
738utlization;rack_1/BladeEnclosure_2/Node_18/Processor_70;1225684800000;0;
739utlization;rack_1/BladeEnclosure_2/Node_18/Processor_70;1225706400000;0;
740mean: 0.36363636363636365
741utlization;rack_1/BladeEnclosure_2/Node_18/Processor_71;1225666800000;0;
742utlization;rack_1/BladeEnclosure_2/Node_18/Processor_71;1225670400000;1;
743utlization;rack_1/BladeEnclosure_2/Node_18/Processor_71;1225684800000;0;
744utlization;rack_1/BladeEnclosure_2/Node_18/Processor_71;1225706400000;0;
745mean: 0.36363636363636365
746utlization;rack_1/BladeEnclosure_2/Node_18/Processor_72;1225666800000;0;
747utlization;rack_1/BladeEnclosure_2/Node_18/Processor_72;1225670400000;1;
748utlization;rack_1/BladeEnclosure_2/Node_18/Processor_72;1225684800000;0;
749utlization;rack_1/BladeEnclosure_2/Node_18/Processor_72;1225706400000;0;
750mean: 0.36363636363636365
751utlization;rack_1/BladeEnclosure_2/Node_19/Processor_73;1225666800000;0;
752utlization;rack_1/BladeEnclosure_2/Node_19/Processor_73;1225670400000;1;
753utlization;rack_1/BladeEnclosure_2/Node_19/Processor_73;1225681200000;0;
754utlization;rack_1/BladeEnclosure_2/Node_19/Processor_73;1225706400000;0;
755mean: 0.2727272727272727
756utlization;rack_1/BladeEnclosure_2/Node_19/Processor_74;1225666800000;0;
757utlization;rack_1/BladeEnclosure_2/Node_19/Processor_74;1225670400000;1;
758utlization;rack_1/BladeEnclosure_2/Node_19/Processor_74;1225681200000;0;
759utlization;rack_1/BladeEnclosure_2/Node_19/Processor_74;1225706400000;0;
760mean: 0.2727272727272727
761utlization;rack_1/BladeEnclosure_2/Node_19/Processor_75;1225666800000;0;
762utlization;rack_1/BladeEnclosure_2/Node_19/Processor_75;1225670400000;1;
763utlization;rack_1/BladeEnclosure_2/Node_19/Processor_75;1225681200000;0;
764utlization;rack_1/BladeEnclosure_2/Node_19/Processor_75;1225706400000;0;
765mean: 0.2727272727272727
766utlization;rack_1/BladeEnclosure_2/Node_19/Processor_76;1225666800000;0;
767utlization;rack_1/BladeEnclosure_2/Node_19/Processor_76;1225670400000;1;
768utlization;rack_1/BladeEnclosure_2/Node_19/Processor_76;1225681200000;0;
769utlization;rack_1/BladeEnclosure_2/Node_19/Processor_76;1225706400000;0;
770mean: 0.2727272727272727
771utlization;rack_1/BladeEnclosure_2/Node_20/Processor_77;1225666800000;0;
772utlization;rack_1/BladeEnclosure_2/Node_20/Processor_77;1225670400000;1;
773utlization;rack_1/BladeEnclosure_2/Node_20/Processor_77;1225677600000;1;
774utlization;rack_1/BladeEnclosure_2/Node_20/Processor_77;1225699200000;0;
775utlization;rack_1/BladeEnclosure_2/Node_20/Processor_77;1225706400000;0;
776mean: 0.7272727272727273
777utlization;rack_1/BladeEnclosure_2/Node_20/Processor_78;1225666800000;0;
778utlization;rack_1/BladeEnclosure_2/Node_20/Processor_78;1225670400000;1;
779utlization;rack_1/BladeEnclosure_2/Node_20/Processor_78;1225677600000;1;
780utlization;rack_1/BladeEnclosure_2/Node_20/Processor_78;1225699200000;0;
781utlization;rack_1/BladeEnclosure_2/Node_20/Processor_78;1225706400000;0;
782mean: 0.7272727272727273
783utlization;rack_1/BladeEnclosure_2/Node_20/Processor_79;1225666800000;0;
784utlization;rack_1/BladeEnclosure_2/Node_20/Processor_79;1225670400000;1;
785utlization;rack_1/BladeEnclosure_2/Node_20/Processor_79;1225677600000;1;
786utlization;rack_1/BladeEnclosure_2/Node_20/Processor_79;1225699200000;0;
787utlization;rack_1/BladeEnclosure_2/Node_20/Processor_79;1225706400000;0;
788mean: 0.7272727272727273
789utlization;rack_1/BladeEnclosure_2/Node_20/Processor_80;1225666800000;0;
790utlization;rack_1/BladeEnclosure_2/Node_20/Processor_80;1225670400000;1;
791utlization;rack_1/BladeEnclosure_2/Node_20/Processor_80;1225677600000;1;
792utlization;rack_1/BladeEnclosure_2/Node_20/Processor_80;1225699200000;0;
793utlization;rack_1/BladeEnclosure_2/Node_20/Processor_80;1225706400000;0;
794mean: 0.7272727272727273
795utlization;rack_1/BladeEnclosure_2/Node_21/Processor_81;1225666800000;0;
796utlization;rack_1/BladeEnclosure_2/Node_21/Processor_81;1225670400000;1;
797utlization;rack_1/BladeEnclosure_2/Node_21/Processor_81;1225677600000;1;
798utlization;rack_1/BladeEnclosure_2/Node_21/Processor_81;1225706400000;0;
799mean: 0.9090909090909092
800utlization;rack_1/BladeEnclosure_2/Node_21/Processor_82;1225666800000;0;
801utlization;rack_1/BladeEnclosure_2/Node_21/Processor_82;1225670400000;1;
802utlization;rack_1/BladeEnclosure_2/Node_21/Processor_82;1225677600000;1;
803utlization;rack_1/BladeEnclosure_2/Node_21/Processor_82;1225706400000;0;
804mean: 0.9090909090909092
805utlization;rack_1/BladeEnclosure_2/Node_21/Processor_83;1225666800000;0;
806utlization;rack_1/BladeEnclosure_2/Node_21/Processor_83;1225670400000;1;
807utlization;rack_1/BladeEnclosure_2/Node_21/Processor_83;1225677600000;1;
808utlization;rack_1/BladeEnclosure_2/Node_21/Processor_83;1225706400000;0;
809mean: 0.9090909090909092
810utlization;rack_1/BladeEnclosure_2/Node_21/Processor_84;1225666800000;0;
811utlization;rack_1/BladeEnclosure_2/Node_21/Processor_84;1225670400000;1;
812utlization;rack_1/BladeEnclosure_2/Node_21/Processor_84;1225677600000;1;
813utlization;rack_1/BladeEnclosure_2/Node_21/Processor_84;1225706400000;0;
814mean: 0.9090909090909092
815utlization;rack_1/BladeEnclosure_2/Node_22/Processor_85;1225666800000;0;
816utlization;rack_1/BladeEnclosure_2/Node_22/Processor_85;1225670400000;1;
817utlization;rack_1/BladeEnclosure_2/Node_22/Processor_85;1225684800000;0;
818utlization;rack_1/BladeEnclosure_2/Node_22/Processor_85;1225706400000;0;
819mean: 0.36363636363636365
820utlization;rack_1/BladeEnclosure_2/Node_22/Processor_86;1225666800000;0;
821utlization;rack_1/BladeEnclosure_2/Node_22/Processor_86;1225670400000;1;
822utlization;rack_1/BladeEnclosure_2/Node_22/Processor_86;1225684800000;0;
823utlization;rack_1/BladeEnclosure_2/Node_22/Processor_86;1225706400000;0;
824mean: 0.36363636363636365
825utlization;rack_1/BladeEnclosure_2/Node_22/Processor_87;1225666800000;0;
826utlization;rack_1/BladeEnclosure_2/Node_22/Processor_87;1225670400000;1;
827utlization;rack_1/BladeEnclosure_2/Node_22/Processor_87;1225684800000;0;
828utlization;rack_1/BladeEnclosure_2/Node_22/Processor_87;1225706400000;0;
829mean: 0.36363636363636365
830utlization;rack_1/BladeEnclosure_2/Node_22/Processor_88;1225666800000;0;
831utlization;rack_1/BladeEnclosure_2/Node_22/Processor_88;1225670400000;1;
832utlization;rack_1/BladeEnclosure_2/Node_22/Processor_88;1225684800000;0;
833utlization;rack_1/BladeEnclosure_2/Node_22/Processor_88;1225706400000;0;
834mean: 0.36363636363636365
835utlization;rack_1/BladeEnclosure_2/Node_23/Processor_89;1225666800000;0;
836utlization;rack_1/BladeEnclosure_2/Node_23/Processor_89;1225670400000;1;
837utlization;rack_1/BladeEnclosure_2/Node_23/Processor_89;1225681200000;0;
838utlization;rack_1/BladeEnclosure_2/Node_23/Processor_89;1225706400000;0;
839mean: 0.2727272727272727
840utlization;rack_1/BladeEnclosure_2/Node_23/Processor_90;1225666800000;0;
841utlization;rack_1/BladeEnclosure_2/Node_23/Processor_90;1225670400000;1;
842utlization;rack_1/BladeEnclosure_2/Node_23/Processor_90;1225681200000;0;
843utlization;rack_1/BladeEnclosure_2/Node_23/Processor_90;1225706400000;0;
844mean: 0.2727272727272727
845utlization;rack_1/BladeEnclosure_2/Node_23/Processor_91;1225666800000;0;
846utlization;rack_1/BladeEnclosure_2/Node_23/Processor_91;1225670400000;1;
847utlization;rack_1/BladeEnclosure_2/Node_23/Processor_91;1225681200000;0;
848utlization;rack_1/BladeEnclosure_2/Node_23/Processor_91;1225706400000;0;
849mean: 0.2727272727272727
850utlization;rack_1/BladeEnclosure_2/Node_23/Processor_92;1225666800000;0;
851utlization;rack_1/BladeEnclosure_2/Node_23/Processor_92;1225670400000;1;
852utlization;rack_1/BladeEnclosure_2/Node_23/Processor_92;1225681200000;0;
853utlization;rack_1/BladeEnclosure_2/Node_23/Processor_92;1225706400000;0;
854mean: 0.2727272727272727
855utlization;rack_1/BladeEnclosure_2/Node_24/Processor_93;1225666800000;0;
856utlization;rack_1/BladeEnclosure_2/Node_24/Processor_93;1225670400000;1;
857utlization;rack_1/BladeEnclosure_2/Node_24/Processor_93;1225677600000;1;
858utlization;rack_1/BladeEnclosure_2/Node_24/Processor_93;1225684800000;0;
859utlization;rack_1/BladeEnclosure_2/Node_24/Processor_93;1225706400000;0;
860mean: 0.36363636363636365
861utlization;rack_1/BladeEnclosure_2/Node_24/Processor_94;1225666800000;0;
862utlization;rack_1/BladeEnclosure_2/Node_24/Processor_94;1225670400000;1;
863utlization;rack_1/BladeEnclosure_2/Node_24/Processor_94;1225677600000;1;
864utlization;rack_1/BladeEnclosure_2/Node_24/Processor_94;1225684800000;0;
865utlization;rack_1/BladeEnclosure_2/Node_24/Processor_94;1225706400000;0;
866mean: 0.36363636363636365
867utlization;rack_1/BladeEnclosure_2/Node_24/Processor_95;1225666800000;0;
868utlization;rack_1/BladeEnclosure_2/Node_24/Processor_95;1225670400000;1;
869utlization;rack_1/BladeEnclosure_2/Node_24/Processor_95;1225677600000;1;
870utlization;rack_1/BladeEnclosure_2/Node_24/Processor_95;1225684800000;0;
871utlization;rack_1/BladeEnclosure_2/Node_24/Processor_95;1225706400000;0;
872mean: 0.36363636363636365
873utlization;rack_1/BladeEnclosure_2/Node_24/Processor_96;1225666800000;0;
874utlization;rack_1/BladeEnclosure_2/Node_24/Processor_96;1225670400000;1;
875utlization;rack_1/BladeEnclosure_2/Node_24/Processor_96;1225677600000;1;
876utlization;rack_1/BladeEnclosure_2/Node_24/Processor_96;1225684800000;0;
877utlization;rack_1/BladeEnclosure_2/Node_24/Processor_96;1225706400000;0;
878mean: 0.36363636363636365
879utlization;rack_1/BladeEnclosure_2/Node_25/Processor_97;1225666800000;0;
880utlization;rack_1/BladeEnclosure_2/Node_25/Processor_97;1225670400000;1;
881utlization;rack_1/BladeEnclosure_2/Node_25/Processor_97;1225677600000;1;
882utlization;rack_1/BladeEnclosure_2/Node_25/Processor_97;1225699200000;0;
883utlization;rack_1/BladeEnclosure_2/Node_25/Processor_97;1225706400000;0;
884mean: 0.7272727272727273
885utlization;rack_1/BladeEnclosure_2/Node_25/Processor_98;1225666800000;0;
886utlization;rack_1/BladeEnclosure_2/Node_25/Processor_98;1225670400000;1;
887utlization;rack_1/BladeEnclosure_2/Node_25/Processor_98;1225677600000;1;
888utlization;rack_1/BladeEnclosure_2/Node_25/Processor_98;1225699200000;0;
889utlization;rack_1/BladeEnclosure_2/Node_25/Processor_98;1225706400000;0;
890mean: 0.7272727272727273
891utlization;rack_1/BladeEnclosure_2/Node_25/Processor_99;1225666800000;0;
892utlization;rack_1/BladeEnclosure_2/Node_25/Processor_99;1225670400000;1;
893utlization;rack_1/BladeEnclosure_2/Node_25/Processor_99;1225677600000;1;
894utlization;rack_1/BladeEnclosure_2/Node_25/Processor_99;1225699200000;0;
895utlization;rack_1/BladeEnclosure_2/Node_25/Processor_99;1225706400000;0;
896mean: 0.7272727272727273
897utlization;rack_1/BladeEnclosure_2/Node_25/Processor_100;1225666800000;0;
898utlization;rack_1/BladeEnclosure_2/Node_25/Processor_100;1225670400000;1;
899utlization;rack_1/BladeEnclosure_2/Node_25/Processor_100;1225677600000;1;
900utlization;rack_1/BladeEnclosure_2/Node_25/Processor_100;1225699200000;0;
901utlization;rack_1/BladeEnclosure_2/Node_25/Processor_100;1225706400000;0;
902mean: 0.7272727272727273
903utlization;rack_1/BladeEnclosure_2/Node_26/Processor_101;1225666800000;0;
904utlization;rack_1/BladeEnclosure_2/Node_26/Processor_101;1225675800000;1;
905utlization;rack_1/BladeEnclosure_2/Node_26/Processor_101;1225683000000;0;
906utlization;rack_1/BladeEnclosure_2/Node_26/Processor_101;1225706400000;0;
907mean: 0.18181818181818182
908utlization;rack_1/BladeEnclosure_2/Node_26/Processor_102;1225666800000;0;
909utlization;rack_1/BladeEnclosure_2/Node_26/Processor_102;1225675800000;1;
910utlization;rack_1/BladeEnclosure_2/Node_26/Processor_102;1225683000000;0;
911utlization;rack_1/BladeEnclosure_2/Node_26/Processor_102;1225706400000;0;
912mean: 0.18181818181818182
913utlization;rack_1/BladeEnclosure_2/Node_26/Processor_103;1225666800000;0;
914utlization;rack_1/BladeEnclosure_2/Node_26/Processor_103;1225675800000;1;
915utlization;rack_1/BladeEnclosure_2/Node_26/Processor_103;1225683000000;0;
916utlization;rack_1/BladeEnclosure_2/Node_26/Processor_103;1225706400000;0;
917mean: 0.18181818181818182
918utlization;rack_1/BladeEnclosure_2/Node_26/Processor_104;1225666800000;0;
919utlization;rack_1/BladeEnclosure_2/Node_26/Processor_104;1225675800000;1;
920utlization;rack_1/BladeEnclosure_2/Node_26/Processor_104;1225683000000;0;
921utlization;rack_1/BladeEnclosure_2/Node_26/Processor_104;1225706400000;0;
922mean: 0.18181818181818182
923utlization;rack_1/BladeEnclosure_2/Node_27/Processor_105;1225666800000;0;
924utlization;rack_1/BladeEnclosure_2/Node_27/Processor_105;1225675800000;1;
925utlization;rack_1/BladeEnclosure_2/Node_27/Processor_105;1225686600000;0;
926utlization;rack_1/BladeEnclosure_2/Node_27/Processor_105;1225706400000;0;
927mean: 0.2727272727272727
928utlization;rack_1/BladeEnclosure_2/Node_27/Processor_106;1225666800000;0;
929utlization;rack_1/BladeEnclosure_2/Node_27/Processor_106;1225675800000;1;
930utlization;rack_1/BladeEnclosure_2/Node_27/Processor_106;1225686600000;0;
931utlization;rack_1/BladeEnclosure_2/Node_27/Processor_106;1225706400000;0;
932mean: 0.2727272727272727
933utlization;rack_1/BladeEnclosure_2/Node_27/Processor_107;1225666800000;0;
934utlization;rack_1/BladeEnclosure_2/Node_27/Processor_107;1225675800000;1;
935utlization;rack_1/BladeEnclosure_2/Node_27/Processor_107;1225686600000;0;
936utlization;rack_1/BladeEnclosure_2/Node_27/Processor_107;1225706400000;0;
937mean: 0.2727272727272727
938utlization;rack_1/BladeEnclosure_2/Node_27/Processor_108;1225666800000;0;
939utlization;rack_1/BladeEnclosure_2/Node_27/Processor_108;1225675800000;1;
940utlization;rack_1/BladeEnclosure_2/Node_27/Processor_108;1225686600000;0;
941utlization;rack_1/BladeEnclosure_2/Node_27/Processor_108;1225706400000;0;
942mean: 0.2727272727272727
943utlization;rack_1/BladeEnclosure_2/Node_28/Processor_109;1225666800000;0;
944utlization;rack_1/BladeEnclosure_2/Node_28/Processor_109;1225676400000;1;
945utlization;rack_1/BladeEnclosure_2/Node_28/Processor_109;1225690800000;0;
946utlization;rack_1/BladeEnclosure_2/Node_28/Processor_109;1225706400000;0;
947mean: 0.36363636363636365
948utlization;rack_1/BladeEnclosure_2/Node_28/Processor_110;1225666800000;0;
949utlization;rack_1/BladeEnclosure_2/Node_28/Processor_110;1225676400000;1;
950utlization;rack_1/BladeEnclosure_2/Node_28/Processor_110;1225690800000;0;
951utlization;rack_1/BladeEnclosure_2/Node_28/Processor_110;1225706400000;0;
952mean: 0.36363636363636365
953utlization;rack_1/BladeEnclosure_2/Node_28/Processor_111;1225666800000;0;
954utlization;rack_1/BladeEnclosure_2/Node_28/Processor_111;1225676400000;1;
955utlization;rack_1/BladeEnclosure_2/Node_28/Processor_111;1225690800000;0;
956utlization;rack_1/BladeEnclosure_2/Node_28/Processor_111;1225706400000;0;
957mean: 0.36363636363636365
958utlization;rack_1/BladeEnclosure_2/Node_28/Processor_112;1225666800000;0;
959utlization;rack_1/BladeEnclosure_2/Node_28/Processor_112;1225676400000;1;
960utlization;rack_1/BladeEnclosure_2/Node_28/Processor_112;1225690800000;0;
961utlization;rack_1/BladeEnclosure_2/Node_28/Processor_112;1225706400000;0;
962mean: 0.36363636363636365
963utlization;rack_1/BladeEnclosure_3/Node_29/Processor_113;1225666800000;0;
964utlization;rack_1/BladeEnclosure_3/Node_29/Processor_113;1225676400000;1;
965utlization;rack_1/BladeEnclosure_3/Node_29/Processor_113;1225690800000;0;
966utlization;rack_1/BladeEnclosure_3/Node_29/Processor_113;1225706400000;0;
967mean: 0.36363636363636365
968utlization;rack_1/BladeEnclosure_3/Node_29/Processor_114;1225666800000;0;
969utlization;rack_1/BladeEnclosure_3/Node_29/Processor_114;1225676400000;1;
970utlization;rack_1/BladeEnclosure_3/Node_29/Processor_114;1225690800000;0;
971utlization;rack_1/BladeEnclosure_3/Node_29/Processor_114;1225706400000;0;
972mean: 0.36363636363636365
973utlization;rack_1/BladeEnclosure_3/Node_29/Processor_115;1225666800000;0;
974utlization;rack_1/BladeEnclosure_3/Node_29/Processor_115;1225676400000;1;
975utlization;rack_1/BladeEnclosure_3/Node_29/Processor_115;1225690800000;0;
976utlization;rack_1/BladeEnclosure_3/Node_29/Processor_115;1225706400000;0;
977mean: 0.36363636363636365
978utlization;rack_1/BladeEnclosure_3/Node_29/Processor_116;1225666800000;0;
979utlization;rack_1/BladeEnclosure_3/Node_29/Processor_116;1225676400000;1;
980utlization;rack_1/BladeEnclosure_3/Node_29/Processor_116;1225690800000;0;
981utlization;rack_1/BladeEnclosure_3/Node_29/Processor_116;1225706400000;0;
982mean: 0.36363636363636365
983utlization;rack_1/BladeEnclosure_3/Node_30/Processor_117;1225666800000;0;
984utlization;rack_1/BladeEnclosure_3/Node_30/Processor_117;1225678400000;1;
985utlization;rack_1/BladeEnclosure_3/Node_30/Processor_117;1225703600000;0;
986utlization;rack_1/BladeEnclosure_3/Node_30/Processor_117;1225706400000;0;
987mean: 0.6363636363636364
988utlization;rack_1/BladeEnclosure_3/Node_30/Processor_118;1225666800000;0;
989utlization;rack_1/BladeEnclosure_3/Node_30/Processor_118;1225678400000;1;
990utlization;rack_1/BladeEnclosure_3/Node_30/Processor_118;1225703600000;0;
991utlization;rack_1/BladeEnclosure_3/Node_30/Processor_118;1225706400000;0;
992mean: 0.6363636363636364
993utlization;rack_1/BladeEnclosure_3/Node_30/Processor_119;1225666800000;0;
994utlization;rack_1/BladeEnclosure_3/Node_30/Processor_119;1225678400000;1;
995utlization;rack_1/BladeEnclosure_3/Node_30/Processor_119;1225703600000;0;
996utlization;rack_1/BladeEnclosure_3/Node_30/Processor_119;1225706400000;0;
997mean: 0.6363636363636364
998utlization;rack_1/BladeEnclosure_3/Node_30/Processor_120;1225666800000;0;
999utlization;rack_1/BladeEnclosure_3/Node_30/Processor_120;1225678400000;1;
1000utlization;rack_1/BladeEnclosure_3/Node_30/Processor_120;1225703600000;0;
1001utlization;rack_1/BladeEnclosure_3/Node_30/Processor_120;1225706400000;0;
1002mean: 0.6363636363636364
1003utlization;rack_1/BladeEnclosure_3/Node_31/Processor_121;1225666800000;0;
1004utlization;rack_1/BladeEnclosure_3/Node_31/Processor_121;1225678400000;1;
1005utlization;rack_1/BladeEnclosure_3/Node_31/Processor_121;1225692800000;0;
1006utlization;rack_1/BladeEnclosure_3/Node_31/Processor_121;1225706400000;0;
1007mean: 0.36363636363636365
1008utlization;rack_1/BladeEnclosure_3/Node_31/Processor_122;1225666800000;0;
1009utlization;rack_1/BladeEnclosure_3/Node_31/Processor_122;1225678400000;1;
1010utlization;rack_1/BladeEnclosure_3/Node_31/Processor_122;1225692800000;0;
1011utlization;rack_1/BladeEnclosure_3/Node_31/Processor_122;1225706400000;0;
1012mean: 0.36363636363636365
1013utlization;rack_1/BladeEnclosure_3/Node_31/Processor_123;1225666800000;0;
1014utlization;rack_1/BladeEnclosure_3/Node_31/Processor_123;1225678400000;1;
1015utlization;rack_1/BladeEnclosure_3/Node_31/Processor_123;1225692800000;0;
1016utlization;rack_1/BladeEnclosure_3/Node_31/Processor_123;1225706400000;0;
1017mean: 0.36363636363636365
1018utlization;rack_1/BladeEnclosure_3/Node_31/Processor_124;1225666800000;0;
1019utlization;rack_1/BladeEnclosure_3/Node_31/Processor_124;1225678400000;1;
1020utlization;rack_1/BladeEnclosure_3/Node_31/Processor_124;1225692800000;0;
1021utlization;rack_1/BladeEnclosure_3/Node_31/Processor_124;1225706400000;0;
1022mean: 0.36363636363636365
1023utlization;rack_1/BladeEnclosure_3/Node_32/Processor_125;1225666800000;0;
1024utlization;rack_1/BladeEnclosure_3/Node_32/Processor_125;1225678400000;1;
1025utlization;rack_1/BladeEnclosure_3/Node_32/Processor_125;1225685600000;0;
1026utlization;rack_1/BladeEnclosure_3/Node_32/Processor_125;1225706400000;0;
1027mean: 0.18181818181818182
1028utlization;rack_1/BladeEnclosure_3/Node_32/Processor_126;1225666800000;0;
1029utlization;rack_1/BladeEnclosure_3/Node_32/Processor_126;1225678400000;1;
1030utlization;rack_1/BladeEnclosure_3/Node_32/Processor_126;1225685600000;0;
1031utlization;rack_1/BladeEnclosure_3/Node_32/Processor_126;1225706400000;0;
1032mean: 0.18181818181818182
1033utlization;rack_1/BladeEnclosure_3/Node_32/Processor_127;1225666800000;0;
1034utlization;rack_1/BladeEnclosure_3/Node_32/Processor_127;1225678400000;1;
1035utlization;rack_1/BladeEnclosure_3/Node_32/Processor_127;1225685600000;0;
1036utlization;rack_1/BladeEnclosure_3/Node_32/Processor_127;1225706400000;0;
1037mean: 0.18181818181818182
1038utlization;rack_1/BladeEnclosure_3/Node_32/Processor_128;1225666800000;0;
1039utlization;rack_1/BladeEnclosure_3/Node_32/Processor_128;1225678400000;1;
1040utlization;rack_1/BladeEnclosure_3/Node_32/Processor_128;1225685600000;0;
1041utlization;rack_1/BladeEnclosure_3/Node_32/Processor_128;1225706400000;0;
1042mean: 0.18181818181818182
1043utlization;rack_1/BladeEnclosure_3/Node_33/Processor_129;1225666800000;0;
1044utlization;rack_1/BladeEnclosure_3/Node_33/Processor_129;1225678400000;1;
1045utlization;rack_1/BladeEnclosure_3/Node_33/Processor_129;1225703600000;0;
1046utlization;rack_1/BladeEnclosure_3/Node_33/Processor_129;1225706400000;0;
1047mean: 0.6363636363636364
1048utlization;rack_1/BladeEnclosure_3/Node_33/Processor_130;1225666800000;0;
1049utlization;rack_1/BladeEnclosure_3/Node_33/Processor_130;1225678400000;1;
1050utlization;rack_1/BladeEnclosure_3/Node_33/Processor_130;1225703600000;0;
1051utlization;rack_1/BladeEnclosure_3/Node_33/Processor_130;1225706400000;0;
1052mean: 0.6363636363636364
1053utlization;rack_1/BladeEnclosure_3/Node_33/Processor_131;1225666800000;0;
1054utlization;rack_1/BladeEnclosure_3/Node_33/Processor_131;1225678400000;1;
1055utlization;rack_1/BladeEnclosure_3/Node_33/Processor_131;1225703600000;0;
1056utlization;rack_1/BladeEnclosure_3/Node_33/Processor_131;1225706400000;0;
1057mean: 0.6363636363636364
1058utlization;rack_1/BladeEnclosure_3/Node_33/Processor_132;1225666800000;0;
1059utlization;rack_1/BladeEnclosure_3/Node_33/Processor_132;1225678400000;1;
1060utlization;rack_1/BladeEnclosure_3/Node_33/Processor_132;1225703600000;0;
1061utlization;rack_1/BladeEnclosure_3/Node_33/Processor_132;1225706400000;0;
1062mean: 0.6363636363636364
1063utlization;rack_1/BladeEnclosure_3/Node_34/Processor_133;1225666800000;0;
1064utlization;rack_1/BladeEnclosure_3/Node_34/Processor_133;1225678400000;1;
1065utlization;rack_1/BladeEnclosure_3/Node_34/Processor_133;1225692800000;0;
1066utlization;rack_1/BladeEnclosure_3/Node_34/Processor_133;1225706400000;0;
1067mean: 0.36363636363636365
1068utlization;rack_1/BladeEnclosure_3/Node_34/Processor_134;1225666800000;0;
1069utlization;rack_1/BladeEnclosure_3/Node_34/Processor_134;1225678400000;1;
1070utlization;rack_1/BladeEnclosure_3/Node_34/Processor_134;1225692800000;0;
1071utlization;rack_1/BladeEnclosure_3/Node_34/Processor_134;1225706400000;0;
1072mean: 0.36363636363636365
1073utlization;rack_1/BladeEnclosure_3/Node_34/Processor_135;1225666800000;0;
1074utlization;rack_1/BladeEnclosure_3/Node_34/Processor_135;1225678400000;1;
1075utlization;rack_1/BladeEnclosure_3/Node_34/Processor_135;1225692800000;0;
1076utlization;rack_1/BladeEnclosure_3/Node_34/Processor_135;1225706400000;0;
1077mean: 0.36363636363636365
1078utlization;rack_1/BladeEnclosure_3/Node_34/Processor_136;1225666800000;0;
1079utlization;rack_1/BladeEnclosure_3/Node_34/Processor_136;1225678400000;1;
1080utlization;rack_1/BladeEnclosure_3/Node_34/Processor_136;1225692800000;0;
1081utlization;rack_1/BladeEnclosure_3/Node_34/Processor_136;1225706400000;0;
1082mean: 0.36363636363636365
1083utlization;rack_1/BladeEnclosure_3/Node_35/Processor_137;1225666800000;0;
1084utlization;rack_1/BladeEnclosure_3/Node_35/Processor_137;1225678400000;1;
1085utlization;rack_1/BladeEnclosure_3/Node_35/Processor_137;1225689200000;0;
1086utlization;rack_1/BladeEnclosure_3/Node_35/Processor_137;1225706400000;0;
1087mean: 0.2727272727272727
1088utlization;rack_1/BladeEnclosure_3/Node_35/Processor_138;1225666800000;0;
1089utlization;rack_1/BladeEnclosure_3/Node_35/Processor_138;1225678400000;1;
1090utlization;rack_1/BladeEnclosure_3/Node_35/Processor_138;1225689200000;0;
1091utlization;rack_1/BladeEnclosure_3/Node_35/Processor_138;1225706400000;0;
1092mean: 0.2727272727272727
1093utlization;rack_1/BladeEnclosure_3/Node_35/Processor_139;1225666800000;0;
1094utlization;rack_1/BladeEnclosure_3/Node_35/Processor_139;1225678400000;1;
1095utlization;rack_1/BladeEnclosure_3/Node_35/Processor_139;1225689200000;0;
1096utlization;rack_1/BladeEnclosure_3/Node_35/Processor_139;1225706400000;0;
1097mean: 0.2727272727272727
1098utlization;rack_1/BladeEnclosure_3/Node_35/Processor_140;1225666800000;0;
1099utlization;rack_1/BladeEnclosure_3/Node_35/Processor_140;1225678400000;1;
1100utlization;rack_1/BladeEnclosure_3/Node_35/Processor_140;1225689200000;0;
1101utlization;rack_1/BladeEnclosure_3/Node_35/Processor_140;1225706400000;0;
1102mean: 0.2727272727272727
1103utlization;rack_1/BladeEnclosure_3/Node_36/Processor_141;1225666800000;0;
1104utlization;rack_1/BladeEnclosure_3/Node_36/Processor_141;1225679000000;1;
1105utlization;rack_1/BladeEnclosure_3/Node_36/Processor_141;1225704200000;0;
1106utlization;rack_1/BladeEnclosure_3/Node_36/Processor_141;1225706400000;0;
1107mean: 0.6363636363636364
1108utlization;rack_1/BladeEnclosure_3/Node_36/Processor_142;1225666800000;0;
1109utlization;rack_1/BladeEnclosure_3/Node_36/Processor_142;1225679000000;1;
1110utlization;rack_1/BladeEnclosure_3/Node_36/Processor_142;1225704200000;0;
1111utlization;rack_1/BladeEnclosure_3/Node_36/Processor_142;1225706400000;0;
1112mean: 0.6363636363636364
1113utlization;rack_1/BladeEnclosure_3/Node_36/Processor_143;1225666800000;0;
1114utlization;rack_1/BladeEnclosure_3/Node_36/Processor_143;1225679000000;1;
1115utlization;rack_1/BladeEnclosure_3/Node_36/Processor_143;1225704200000;0;
1116utlization;rack_1/BladeEnclosure_3/Node_36/Processor_143;1225706400000;0;
1117mean: 0.6363636363636364
1118utlization;rack_1/BladeEnclosure_3/Node_36/Processor_144;1225666800000;0;
1119utlization;rack_1/BladeEnclosure_3/Node_36/Processor_144;1225679000000;1;
1120utlization;rack_1/BladeEnclosure_3/Node_36/Processor_144;1225704200000;0;
1121utlization;rack_1/BladeEnclosure_3/Node_36/Processor_144;1225706400000;0;
1122mean: 0.6363636363636364
1123utlization;rack_1/BladeEnclosure_3/Node_37/Processor_145;1225666800000;0;
1124utlization;rack_1/BladeEnclosure_3/Node_37/Processor_145;1225679000000;1;
1125utlization;rack_1/BladeEnclosure_3/Node_37/Processor_145;1225686200000;0;
1126utlization;rack_1/BladeEnclosure_3/Node_37/Processor_145;1225706400000;0;
1127mean: 0.18181818181818182
1128utlization;rack_1/BladeEnclosure_3/Node_37/Processor_146;1225666800000;0;
1129utlization;rack_1/BladeEnclosure_3/Node_37/Processor_146;1225679000000;1;
1130utlization;rack_1/BladeEnclosure_3/Node_37/Processor_146;1225686200000;0;
1131utlization;rack_1/BladeEnclosure_3/Node_37/Processor_146;1225706400000;0;
1132mean: 0.18181818181818182
1133utlization;rack_1/BladeEnclosure_3/Node_37/Processor_147;1225666800000;0;
1134utlization;rack_1/BladeEnclosure_3/Node_37/Processor_147;1225679000000;1;
1135utlization;rack_1/BladeEnclosure_3/Node_37/Processor_147;1225686200000;0;
1136utlization;rack_1/BladeEnclosure_3/Node_37/Processor_147;1225706400000;0;
1137mean: 0.18181818181818182
1138utlization;rack_1/BladeEnclosure_3/Node_37/Processor_148;1225666800000;0;
1139utlization;rack_1/BladeEnclosure_3/Node_37/Processor_148;1225679000000;1;
1140utlization;rack_1/BladeEnclosure_3/Node_37/Processor_148;1225686200000;0;
1141utlization;rack_1/BladeEnclosure_3/Node_37/Processor_148;1225706400000;0;
1142mean: 0.18181818181818182
1143utlization;rack_1/BladeEnclosure_3/Node_38/Processor_149;1225666800000;0;
1144utlization;rack_1/BladeEnclosure_3/Node_38/Processor_149;1225679000000;1;
1145utlization;rack_1/BladeEnclosure_3/Node_38/Processor_149;1225689800000;0;
1146utlization;rack_1/BladeEnclosure_3/Node_38/Processor_149;1225706400000;0;
1147mean: 0.2727272727272727
1148utlization;rack_1/BladeEnclosure_3/Node_38/Processor_150;1225666800000;0;
1149utlization;rack_1/BladeEnclosure_3/Node_38/Processor_150;1225679000000;1;
1150utlization;rack_1/BladeEnclosure_3/Node_38/Processor_150;1225689800000;0;
1151utlization;rack_1/BladeEnclosure_3/Node_38/Processor_150;1225706400000;0;
1152mean: 0.2727272727272727
1153utlization;rack_1/BladeEnclosure_3/Node_38/Processor_151;1225666800000;0;
1154utlization;rack_1/BladeEnclosure_3/Node_38/Processor_151;1225679000000;1;
1155utlization;rack_1/BladeEnclosure_3/Node_38/Processor_151;1225689800000;0;
1156utlization;rack_1/BladeEnclosure_3/Node_38/Processor_151;1225706400000;0;
1157mean: 0.2727272727272727
1158utlization;rack_1/BladeEnclosure_3/Node_38/Processor_152;1225666800000;0;
1159utlization;rack_1/BladeEnclosure_3/Node_38/Processor_152;1225679000000;1;
1160utlization;rack_1/BladeEnclosure_3/Node_38/Processor_152;1225689800000;0;
1161utlization;rack_1/BladeEnclosure_3/Node_38/Processor_152;1225706400000;0;
1162mean: 0.2727272727272727
1163utlization;rack_1/BladeEnclosure_3/Node_39/Processor_153;1225666800000;0;
1164utlization;rack_1/BladeEnclosure_3/Node_39/Processor_153;1225706400000;0;
1165mean: 0.0
1166utlization;rack_1/BladeEnclosure_3/Node_39/Processor_154;1225666800000;0;
1167utlization;rack_1/BladeEnclosure_3/Node_39/Processor_154;1225706400000;0;
1168mean: 0.0
1169utlization;rack_1/BladeEnclosure_3/Node_39/Processor_155;1225666800000;0;
1170utlization;rack_1/BladeEnclosure_3/Node_39/Processor_155;1225706400000;0;
1171mean: 0.0
1172utlization;rack_1/BladeEnclosure_3/Node_39/Processor_156;1225666800000;0;
1173utlization;rack_1/BladeEnclosure_3/Node_39/Processor_156;1225706400000;0;
1174mean: 0.0
1175utlization;rack_1/BladeEnclosure_3/Node_40/Processor_157;1225666800000;0;
1176utlization;rack_1/BladeEnclosure_3/Node_40/Processor_157;1225706400000;0;
1177mean: 0.0
1178utlization;rack_1/BladeEnclosure_3/Node_40/Processor_158;1225666800000;0;
1179utlization;rack_1/BladeEnclosure_3/Node_40/Processor_158;1225706400000;0;
1180mean: 0.0
1181utlization;rack_1/BladeEnclosure_3/Node_40/Processor_159;1225666800000;0;
1182utlization;rack_1/BladeEnclosure_3/Node_40/Processor_159;1225706400000;0;
1183mean: 0.0
1184utlization;rack_1/BladeEnclosure_3/Node_40/Processor_160;1225666800000;0;
1185utlization;rack_1/BladeEnclosure_3/Node_40/Processor_160;1225706400000;0;
1186mean: 0.0
1187utlization;rack_1/BladeEnclosure_3/Node_41/Processor_161;1225666800000;0;
1188utlization;rack_1/BladeEnclosure_3/Node_41/Processor_161;1225706400000;0;
1189mean: 0.0
1190utlization;rack_1/BladeEnclosure_3/Node_41/Processor_162;1225666800000;0;
1191utlization;rack_1/BladeEnclosure_3/Node_41/Processor_162;1225706400000;0;
1192mean: 0.0
1193utlization;rack_1/BladeEnclosure_3/Node_41/Processor_163;1225666800000;0;
1194utlization;rack_1/BladeEnclosure_3/Node_41/Processor_163;1225706400000;0;
1195mean: 0.0
1196utlization;rack_1/BladeEnclosure_3/Node_41/Processor_164;1225666800000;0;
1197utlization;rack_1/BladeEnclosure_3/Node_41/Processor_164;1225706400000;0;
1198mean: 0.0
1199utlization;rack_1/BladeEnclosure_3/Node_42/Processor_165;1225666800000;0;
1200utlization;rack_1/BladeEnclosure_3/Node_42/Processor_165;1225706400000;0;
1201mean: 0.0
1202utlization;rack_1/BladeEnclosure_3/Node_42/Processor_166;1225666800000;0;
1203utlization;rack_1/BladeEnclosure_3/Node_42/Processor_166;1225706400000;0;
1204mean: 0.0
1205utlization;rack_1/BladeEnclosure_3/Node_42/Processor_167;1225666800000;0;
1206utlization;rack_1/BladeEnclosure_3/Node_42/Processor_167;1225706400000;0;
1207mean: 0.0
1208utlization;rack_1/BladeEnclosure_3/Node_42/Processor_168;1225666800000;0;
1209utlization;rack_1/BladeEnclosure_3/Node_42/Processor_168;1225706400000;0;
1210mean: 0.0
1211utlization;rack_1/BladeEnclosure_4/Node_43/Processor_169;1225666800000;0;
1212utlization;rack_1/BladeEnclosure_4/Node_43/Processor_169;1225706400000;0;
1213mean: 0.0
1214utlization;rack_1/BladeEnclosure_4/Node_43/Processor_170;1225666800000;0;
1215utlization;rack_1/BladeEnclosure_4/Node_43/Processor_170;1225706400000;0;
1216mean: 0.0
1217utlization;rack_1/BladeEnclosure_4/Node_43/Processor_171;1225666800000;0;
1218utlization;rack_1/BladeEnclosure_4/Node_43/Processor_171;1225706400000;0;
1219mean: 0.0
1220utlization;rack_1/BladeEnclosure_4/Node_43/Processor_172;1225666800000;0;
1221utlization;rack_1/BladeEnclosure_4/Node_43/Processor_172;1225706400000;0;
1222mean: 0.0
1223utlization;rack_1/BladeEnclosure_4/Node_44/Processor_173;1225666800000;0;
1224utlization;rack_1/BladeEnclosure_4/Node_44/Processor_173;1225706400000;0;
1225mean: 0.0
1226utlization;rack_1/BladeEnclosure_4/Node_44/Processor_174;1225666800000;0;
1227utlization;rack_1/BladeEnclosure_4/Node_44/Processor_174;1225706400000;0;
1228mean: 0.0
1229utlization;rack_1/BladeEnclosure_4/Node_44/Processor_175;1225666800000;0;
1230utlization;rack_1/BladeEnclosure_4/Node_44/Processor_175;1225706400000;0;
1231mean: 0.0
1232utlization;rack_1/BladeEnclosure_4/Node_44/Processor_176;1225666800000;0;
1233utlization;rack_1/BladeEnclosure_4/Node_44/Processor_176;1225706400000;0;
1234mean: 0.0
1235utlization;rack_1/BladeEnclosure_4/Node_45/Processor_177;1225666800000;0;
1236utlization;rack_1/BladeEnclosure_4/Node_45/Processor_177;1225706400000;0;
1237mean: 0.0
1238utlization;rack_1/BladeEnclosure_4/Node_45/Processor_178;1225666800000;0;
1239utlization;rack_1/BladeEnclosure_4/Node_45/Processor_178;1225706400000;0;
1240mean: 0.0
1241utlization;rack_1/BladeEnclosure_4/Node_45/Processor_179;1225666800000;0;
1242utlization;rack_1/BladeEnclosure_4/Node_45/Processor_179;1225706400000;0;
1243mean: 0.0
1244utlization;rack_1/BladeEnclosure_4/Node_45/Processor_180;1225666800000;0;
1245utlization;rack_1/BladeEnclosure_4/Node_45/Processor_180;1225706400000;0;
1246mean: 0.0
1247utlization;rack_1/BladeEnclosure_4/Node_46/Processor_181;1225666800000;0;
1248utlization;rack_1/BladeEnclosure_4/Node_46/Processor_181;1225706400000;0;
1249mean: 0.0
1250utlization;rack_1/BladeEnclosure_4/Node_46/Processor_182;1225666800000;0;
1251utlization;rack_1/BladeEnclosure_4/Node_46/Processor_182;1225706400000;0;
1252mean: 0.0
1253utlization;rack_1/BladeEnclosure_4/Node_46/Processor_183;1225666800000;0;
1254utlization;rack_1/BladeEnclosure_4/Node_46/Processor_183;1225706400000;0;
1255mean: 0.0
1256utlization;rack_1/BladeEnclosure_4/Node_46/Processor_184;1225666800000;0;
1257utlization;rack_1/BladeEnclosure_4/Node_46/Processor_184;1225706400000;0;
1258mean: 0.0
1259utlization;rack_1/BladeEnclosure_4/Node_47/Processor_185;1225666800000;0;
1260utlization;rack_1/BladeEnclosure_4/Node_47/Processor_185;1225706400000;0;
1261mean: 0.0
1262utlization;rack_1/BladeEnclosure_4/Node_47/Processor_186;1225666800000;0;
1263utlization;rack_1/BladeEnclosure_4/Node_47/Processor_186;1225706400000;0;
1264mean: 0.0
1265utlization;rack_1/BladeEnclosure_4/Node_47/Processor_187;1225666800000;0;
1266utlization;rack_1/BladeEnclosure_4/Node_47/Processor_187;1225706400000;0;
1267mean: 0.0
1268utlization;rack_1/BladeEnclosure_4/Node_47/Processor_188;1225666800000;0;
1269utlization;rack_1/BladeEnclosure_4/Node_47/Processor_188;1225706400000;0;
1270mean: 0.0
1271utlization;rack_1/BladeEnclosure_4/Node_48/Processor_189;1225666800000;0;
1272utlization;rack_1/BladeEnclosure_4/Node_48/Processor_189;1225706400000;0;
1273mean: 0.0
1274utlization;rack_1/BladeEnclosure_4/Node_48/Processor_190;1225666800000;0;
1275utlization;rack_1/BladeEnclosure_4/Node_48/Processor_190;1225706400000;0;
1276mean: 0.0
1277utlization;rack_1/BladeEnclosure_4/Node_48/Processor_191;1225666800000;0;
1278utlization;rack_1/BladeEnclosure_4/Node_48/Processor_191;1225706400000;0;
1279mean: 0.0
1280utlization;rack_1/BladeEnclosure_4/Node_48/Processor_192;1225666800000;0;
1281utlization;rack_1/BladeEnclosure_4/Node_48/Processor_192;1225706400000;0;
1282mean: 0.0
1283utlization;rack_1/BladeEnclosure_4/Node_49/Processor_193;1225666800000;0;
1284utlization;rack_1/BladeEnclosure_4/Node_49/Processor_193;1225706400000;0;
1285mean: 0.0
1286utlization;rack_1/BladeEnclosure_4/Node_49/Processor_194;1225666800000;0;
1287utlization;rack_1/BladeEnclosure_4/Node_49/Processor_194;1225706400000;0;
1288mean: 0.0
1289utlization;rack_1/BladeEnclosure_4/Node_49/Processor_195;1225666800000;0;
1290utlization;rack_1/BladeEnclosure_4/Node_49/Processor_195;1225706400000;0;
1291mean: 0.0
1292utlization;rack_1/BladeEnclosure_4/Node_49/Processor_196;1225666800000;0;
1293utlization;rack_1/BladeEnclosure_4/Node_49/Processor_196;1225706400000;0;
1294mean: 0.0
1295utlization;rack_1/BladeEnclosure_4/Node_50/Processor_197;1225666800000;0;
1296utlization;rack_1/BladeEnclosure_4/Node_50/Processor_197;1225706400000;0;
1297mean: 0.0
1298utlization;rack_1/BladeEnclosure_4/Node_50/Processor_198;1225666800000;0;
1299utlization;rack_1/BladeEnclosure_4/Node_50/Processor_198;1225706400000;0;
1300mean: 0.0
1301utlization;rack_1/BladeEnclosure_4/Node_50/Processor_199;1225666800000;0;
1302utlization;rack_1/BladeEnclosure_4/Node_50/Processor_199;1225706400000;0;
1303mean: 0.0
1304utlization;rack_1/BladeEnclosure_4/Node_50/Processor_200;1225666800000;0;
1305utlization;rack_1/BladeEnclosure_4/Node_50/Processor_200;1225706400000;0;
1306mean: 0.0
1307utlization;rack_1/BladeEnclosure_4/Node_51/Processor_201;1225666800000;0;
1308utlization;rack_1/BladeEnclosure_4/Node_51/Processor_201;1225706400000;0;
1309mean: 0.0
1310utlization;rack_1/BladeEnclosure_4/Node_51/Processor_202;1225666800000;0;
1311utlization;rack_1/BladeEnclosure_4/Node_51/Processor_202;1225706400000;0;
1312mean: 0.0
1313utlization;rack_1/BladeEnclosure_4/Node_51/Processor_203;1225666800000;0;
1314utlization;rack_1/BladeEnclosure_4/Node_51/Processor_203;1225706400000;0;
1315mean: 0.0
1316utlization;rack_1/BladeEnclosure_4/Node_51/Processor_204;1225666800000;0;
1317utlization;rack_1/BladeEnclosure_4/Node_51/Processor_204;1225706400000;0;
1318mean: 0.0
1319utlization;rack_1/BladeEnclosure_4/Node_52/Processor_205;1225666800000;0;
1320utlization;rack_1/BladeEnclosure_4/Node_52/Processor_205;1225706400000;0;
1321mean: 0.0
1322utlization;rack_1/BladeEnclosure_4/Node_52/Processor_206;1225666800000;0;
1323utlization;rack_1/BladeEnclosure_4/Node_52/Processor_206;1225706400000;0;
1324mean: 0.0
1325utlization;rack_1/BladeEnclosure_4/Node_52/Processor_207;1225666800000;0;
1326utlization;rack_1/BladeEnclosure_4/Node_52/Processor_207;1225706400000;0;
1327mean: 0.0
1328utlization;rack_1/BladeEnclosure_4/Node_52/Processor_208;1225666800000;0;
1329utlization;rack_1/BladeEnclosure_4/Node_52/Processor_208;1225706400000;0;
1330mean: 0.0
1331utlization;rack_1/BladeEnclosure_4/Node_53/Processor_209;1225666800000;0;
1332utlization;rack_1/BladeEnclosure_4/Node_53/Processor_209;1225706400000;0;
1333mean: 0.0
1334utlization;rack_1/BladeEnclosure_4/Node_53/Processor_210;1225666800000;0;
1335utlization;rack_1/BladeEnclosure_4/Node_53/Processor_210;1225706400000;0;
1336mean: 0.0
1337utlization;rack_1/BladeEnclosure_4/Node_53/Processor_211;1225666800000;0;
1338utlization;rack_1/BladeEnclosure_4/Node_53/Processor_211;1225706400000;0;
1339mean: 0.0
1340utlization;rack_1/BladeEnclosure_4/Node_53/Processor_212;1225666800000;0;
1341utlization;rack_1/BladeEnclosure_4/Node_53/Processor_212;1225706400000;0;
1342mean: 0.0
1343utlization;rack_1/BladeEnclosure_4/Node_54/Processor_213;1225666800000;0;
1344utlization;rack_1/BladeEnclosure_4/Node_54/Processor_213;1225706400000;0;
1345mean: 0.0
1346utlization;rack_1/BladeEnclosure_4/Node_54/Processor_214;1225666800000;0;
1347utlization;rack_1/BladeEnclosure_4/Node_54/Processor_214;1225706400000;0;
1348mean: 0.0
1349utlization;rack_1/BladeEnclosure_4/Node_54/Processor_215;1225666800000;0;
1350utlization;rack_1/BladeEnclosure_4/Node_54/Processor_215;1225706400000;0;
1351mean: 0.0
1352utlization;rack_1/BladeEnclosure_4/Node_54/Processor_216;1225666800000;0;
1353utlization;rack_1/BladeEnclosure_4/Node_54/Processor_216;1225706400000;0;
1354mean: 0.0
1355utlization;rack_1/BladeEnclosure_4/Node_55/Processor_217;1225666800000;0;
1356utlization;rack_1/BladeEnclosure_4/Node_55/Processor_217;1225706400000;0;
1357mean: 0.0
1358utlization;rack_1/BladeEnclosure_4/Node_55/Processor_218;1225666800000;0;
1359utlization;rack_1/BladeEnclosure_4/Node_55/Processor_218;1225706400000;0;
1360mean: 0.0
1361utlization;rack_1/BladeEnclosure_4/Node_55/Processor_219;1225666800000;0;
1362utlization;rack_1/BladeEnclosure_4/Node_55/Processor_219;1225706400000;0;
1363mean: 0.0
1364utlization;rack_1/BladeEnclosure_4/Node_55/Processor_220;1225666800000;0;
1365utlization;rack_1/BladeEnclosure_4/Node_55/Processor_220;1225706400000;0;
1366mean: 0.0
1367utlization;rack_1/BladeEnclosure_4/Node_56/Processor_221;1225666800000;0;
1368utlization;rack_1/BladeEnclosure_4/Node_56/Processor_221;1225706400000;0;
1369mean: 0.0
1370utlization;rack_1/BladeEnclosure_4/Node_56/Processor_222;1225666800000;0;
1371utlization;rack_1/BladeEnclosure_4/Node_56/Processor_222;1225706400000;0;
1372mean: 0.0
1373utlization;rack_1/BladeEnclosure_4/Node_56/Processor_223;1225666800000;0;
1374utlization;rack_1/BladeEnclosure_4/Node_56/Processor_223;1225706400000;0;
1375mean: 0.0
1376utlization;rack_1/BladeEnclosure_4/Node_56/Processor_224;1225666800000;0;
1377utlization;rack_1/BladeEnclosure_4/Node_56/Processor_224;1225706400000;0;
1378mean: 0.0
1379utlization;rack_1/BladeEnclosure_5/Node_57/Processor_225;1225666800000;0;
1380utlization;rack_1/BladeEnclosure_5/Node_57/Processor_225;1225706400000;0;
1381mean: 0.0
1382utlization;rack_1/BladeEnclosure_5/Node_57/Processor_226;1225666800000;0;
1383utlization;rack_1/BladeEnclosure_5/Node_57/Processor_226;1225706400000;0;
1384mean: 0.0
1385utlization;rack_1/BladeEnclosure_5/Node_57/Processor_227;1225666800000;0;
1386utlization;rack_1/BladeEnclosure_5/Node_57/Processor_227;1225706400000;0;
1387mean: 0.0
1388utlization;rack_1/BladeEnclosure_5/Node_57/Processor_228;1225666800000;0;
1389utlization;rack_1/BladeEnclosure_5/Node_57/Processor_228;1225706400000;0;
1390mean: 0.0
1391utlization;rack_1/BladeEnclosure_5/Node_58/Processor_229;1225666800000;0;
1392utlization;rack_1/BladeEnclosure_5/Node_58/Processor_229;1225706400000;0;
1393mean: 0.0
1394utlization;rack_1/BladeEnclosure_5/Node_58/Processor_230;1225666800000;0;
1395utlization;rack_1/BladeEnclosure_5/Node_58/Processor_230;1225706400000;0;
1396mean: 0.0
1397utlization;rack_1/BladeEnclosure_5/Node_58/Processor_231;1225666800000;0;
1398utlization;rack_1/BladeEnclosure_5/Node_58/Processor_231;1225706400000;0;
1399mean: 0.0
1400utlization;rack_1/BladeEnclosure_5/Node_58/Processor_232;1225666800000;0;
1401utlization;rack_1/BladeEnclosure_5/Node_58/Processor_232;1225706400000;0;
1402mean: 0.0
1403utlization;rack_1/BladeEnclosure_5/Node_59/Processor_233;1225666800000;0;
1404utlization;rack_1/BladeEnclosure_5/Node_59/Processor_233;1225706400000;0;
1405mean: 0.0
1406utlization;rack_1/BladeEnclosure_5/Node_59/Processor_234;1225666800000;0;
1407utlization;rack_1/BladeEnclosure_5/Node_59/Processor_234;1225706400000;0;
1408mean: 0.0
1409utlization;rack_1/BladeEnclosure_5/Node_59/Processor_235;1225666800000;0;
1410utlization;rack_1/BladeEnclosure_5/Node_59/Processor_235;1225706400000;0;
1411mean: 0.0
1412utlization;rack_1/BladeEnclosure_5/Node_59/Processor_236;1225666800000;0;
1413utlization;rack_1/BladeEnclosure_5/Node_59/Processor_236;1225706400000;0;
1414mean: 0.0
1415utlization;rack_1/BladeEnclosure_5/Node_60/Processor_237;1225666800000;0;
1416utlization;rack_1/BladeEnclosure_5/Node_60/Processor_237;1225706400000;0;
1417mean: 0.0
1418utlization;rack_1/BladeEnclosure_5/Node_60/Processor_238;1225666800000;0;
1419utlization;rack_1/BladeEnclosure_5/Node_60/Processor_238;1225706400000;0;
1420mean: 0.0
1421utlization;rack_1/BladeEnclosure_5/Node_60/Processor_239;1225666800000;0;
1422utlization;rack_1/BladeEnclosure_5/Node_60/Processor_239;1225706400000;0;
1423mean: 0.0
1424utlization;rack_1/BladeEnclosure_5/Node_60/Processor_240;1225666800000;0;
1425utlization;rack_1/BladeEnclosure_5/Node_60/Processor_240;1225706400000;0;
1426mean: 0.0
1427utlization;rack_1/BladeEnclosure_5/Node_61/Processor_241;1225666800000;0;
1428utlization;rack_1/BladeEnclosure_5/Node_61/Processor_241;1225706400000;0;
1429mean: 0.0
1430utlization;rack_1/BladeEnclosure_5/Node_61/Processor_242;1225666800000;0;
1431utlization;rack_1/BladeEnclosure_5/Node_61/Processor_242;1225706400000;0;
1432mean: 0.0
1433utlization;rack_1/BladeEnclosure_5/Node_61/Processor_243;1225666800000;0;
1434utlization;rack_1/BladeEnclosure_5/Node_61/Processor_243;1225706400000;0;
1435mean: 0.0
1436utlization;rack_1/BladeEnclosure_5/Node_61/Processor_244;1225666800000;0;
1437utlization;rack_1/BladeEnclosure_5/Node_61/Processor_244;1225706400000;0;
1438mean: 0.0
1439utlization;rack_1/BladeEnclosure_5/Node_62/Processor_245;1225666800000;0;
1440utlization;rack_1/BladeEnclosure_5/Node_62/Processor_245;1225706400000;0;
1441mean: 0.0
1442utlization;rack_1/BladeEnclosure_5/Node_62/Processor_246;1225666800000;0;
1443utlization;rack_1/BladeEnclosure_5/Node_62/Processor_246;1225706400000;0;
1444mean: 0.0
1445utlization;rack_1/BladeEnclosure_5/Node_62/Processor_247;1225666800000;0;
1446utlization;rack_1/BladeEnclosure_5/Node_62/Processor_247;1225706400000;0;
1447mean: 0.0
1448utlization;rack_1/BladeEnclosure_5/Node_62/Processor_248;1225666800000;0;
1449utlization;rack_1/BladeEnclosure_5/Node_62/Processor_248;1225706400000;0;
1450mean: 0.0
1451utlization;rack_1/BladeEnclosure_5/Node_63/Processor_249;1225666800000;0;
1452utlization;rack_1/BladeEnclosure_5/Node_63/Processor_249;1225706400000;0;
1453mean: 0.0
1454utlization;rack_1/BladeEnclosure_5/Node_63/Processor_250;1225666800000;0;
1455utlization;rack_1/BladeEnclosure_5/Node_63/Processor_250;1225706400000;0;
1456mean: 0.0
1457utlization;rack_1/BladeEnclosure_5/Node_63/Processor_251;1225666800000;0;
1458utlization;rack_1/BladeEnclosure_5/Node_63/Processor_251;1225706400000;0;
1459mean: 0.0
1460utlization;rack_1/BladeEnclosure_5/Node_63/Processor_252;1225666800000;0;
1461utlization;rack_1/BladeEnclosure_5/Node_63/Processor_252;1225706400000;0;
1462mean: 0.0
1463utlization;rack_1/BladeEnclosure_5/Node_64/Processor_253;1225666800000;0;
1464utlization;rack_1/BladeEnclosure_5/Node_64/Processor_253;1225706400000;0;
1465mean: 0.0
1466utlization;rack_1/BladeEnclosure_5/Node_64/Processor_254;1225666800000;0;
1467utlization;rack_1/BladeEnclosure_5/Node_64/Processor_254;1225706400000;0;
1468mean: 0.0
1469utlization;rack_1/BladeEnclosure_5/Node_64/Processor_255;1225666800000;0;
1470utlization;rack_1/BladeEnclosure_5/Node_64/Processor_255;1225706400000;0;
1471mean: 0.0
1472utlization;rack_1/BladeEnclosure_5/Node_64/Processor_256;1225666800000;0;
1473utlization;rack_1/BladeEnclosure_5/Node_64/Processor_256;1225706400000;0;
1474mean: 0.0
1475utlization;rack_1/BladeEnclosure_5/Node_65/Processor_257;1225666800000;0;
1476utlization;rack_1/BladeEnclosure_5/Node_65/Processor_257;1225706400000;0;
1477mean: 0.0
1478utlization;rack_1/BladeEnclosure_5/Node_65/Processor_258;1225666800000;0;
1479utlization;rack_1/BladeEnclosure_5/Node_65/Processor_258;1225706400000;0;
1480mean: 0.0
1481utlization;rack_1/BladeEnclosure_5/Node_65/Processor_259;1225666800000;0;
1482utlization;rack_1/BladeEnclosure_5/Node_65/Processor_259;1225706400000;0;
1483mean: 0.0
1484utlization;rack_1/BladeEnclosure_5/Node_65/Processor_260;1225666800000;0;
1485utlization;rack_1/BladeEnclosure_5/Node_65/Processor_260;1225706400000;0;
1486mean: 0.0
1487utlization;rack_1/BladeEnclosure_5/Node_66/Processor_261;1225666800000;0;
1488utlization;rack_1/BladeEnclosure_5/Node_66/Processor_261;1225706400000;0;
1489mean: 0.0
1490utlization;rack_1/BladeEnclosure_5/Node_66/Processor_262;1225666800000;0;
1491utlization;rack_1/BladeEnclosure_5/Node_66/Processor_262;1225706400000;0;
1492mean: 0.0
1493utlization;rack_1/BladeEnclosure_5/Node_66/Processor_263;1225666800000;0;
1494utlization;rack_1/BladeEnclosure_5/Node_66/Processor_263;1225706400000;0;
1495mean: 0.0
1496utlization;rack_1/BladeEnclosure_5/Node_66/Processor_264;1225666800000;0;
1497utlization;rack_1/BladeEnclosure_5/Node_66/Processor_264;1225706400000;0;
1498mean: 0.0
1499utlization;rack_1/BladeEnclosure_5/Node_67/Processor_265;1225666800000;0;
1500utlization;rack_1/BladeEnclosure_5/Node_67/Processor_265;1225706400000;0;
1501mean: 0.0
1502utlization;rack_1/BladeEnclosure_5/Node_67/Processor_266;1225666800000;0;
1503utlization;rack_1/BladeEnclosure_5/Node_67/Processor_266;1225706400000;0;
1504mean: 0.0
1505utlization;rack_1/BladeEnclosure_5/Node_67/Processor_267;1225666800000;0;
1506utlization;rack_1/BladeEnclosure_5/Node_67/Processor_267;1225706400000;0;
1507mean: 0.0
1508utlization;rack_1/BladeEnclosure_5/Node_67/Processor_268;1225666800000;0;
1509utlization;rack_1/BladeEnclosure_5/Node_67/Processor_268;1225706400000;0;
1510mean: 0.0
1511utlization;rack_1/BladeEnclosure_5/Node_68/Processor_269;1225666800000;0;
1512utlization;rack_1/BladeEnclosure_5/Node_68/Processor_269;1225706400000;0;
1513mean: 0.0
1514utlization;rack_1/BladeEnclosure_5/Node_68/Processor_270;1225666800000;0;
1515utlization;rack_1/BladeEnclosure_5/Node_68/Processor_270;1225706400000;0;
1516mean: 0.0
1517utlization;rack_1/BladeEnclosure_5/Node_68/Processor_271;1225666800000;0;
1518utlization;rack_1/BladeEnclosure_5/Node_68/Processor_271;1225706400000;0;
1519mean: 0.0
1520utlization;rack_1/BladeEnclosure_5/Node_68/Processor_272;1225666800000;0;
1521utlization;rack_1/BladeEnclosure_5/Node_68/Processor_272;1225706400000;0;
1522mean: 0.0
1523utlization;rack_1/BladeEnclosure_5/Node_69/Processor_273;1225666800000;0;
1524utlization;rack_1/BladeEnclosure_5/Node_69/Processor_273;1225706400000;0;
1525mean: 0.0
1526utlization;rack_1/BladeEnclosure_5/Node_69/Processor_274;1225666800000;0;
1527utlization;rack_1/BladeEnclosure_5/Node_69/Processor_274;1225706400000;0;
1528mean: 0.0
1529utlization;rack_1/BladeEnclosure_5/Node_69/Processor_275;1225666800000;0;
1530utlization;rack_1/BladeEnclosure_5/Node_69/Processor_275;1225706400000;0;
1531mean: 0.0
1532utlization;rack_1/BladeEnclosure_5/Node_69/Processor_276;1225666800000;0;
1533utlization;rack_1/BladeEnclosure_5/Node_69/Processor_276;1225706400000;0;
1534mean: 0.0
1535utlization;rack_1/BladeEnclosure_5/Node_70/Processor_277;1225666800000;0;
1536utlization;rack_1/BladeEnclosure_5/Node_70/Processor_277;1225706400000;0;
1537mean: 0.0
1538utlization;rack_1/BladeEnclosure_5/Node_70/Processor_278;1225666800000;0;
1539utlization;rack_1/BladeEnclosure_5/Node_70/Processor_278;1225706400000;0;
1540mean: 0.0
1541utlization;rack_1/BladeEnclosure_5/Node_70/Processor_279;1225666800000;0;
1542utlization;rack_1/BladeEnclosure_5/Node_70/Processor_279;1225706400000;0;
1543mean: 0.0
1544utlization;rack_1/BladeEnclosure_5/Node_70/Processor_280;1225666800000;0;
1545utlization;rack_1/BladeEnclosure_5/Node_70/Processor_280;1225706400000;0;
1546mean: 0.0
1547utlization;rack_1/BladeEnclosure_6/Node_71/Processor_281;1225666800000;0;
1548utlization;rack_1/BladeEnclosure_6/Node_71/Processor_281;1225706400000;0;
1549mean: 0.0
1550utlization;rack_1/BladeEnclosure_6/Node_71/Processor_282;1225666800000;0;
1551utlization;rack_1/BladeEnclosure_6/Node_71/Processor_282;1225706400000;0;
1552mean: 0.0
1553utlization;rack_1/BladeEnclosure_6/Node_71/Processor_283;1225666800000;0;
1554utlization;rack_1/BladeEnclosure_6/Node_71/Processor_283;1225706400000;0;
1555mean: 0.0
1556utlization;rack_1/BladeEnclosure_6/Node_71/Processor_284;1225666800000;0;
1557utlization;rack_1/BladeEnclosure_6/Node_71/Processor_284;1225706400000;0;
1558mean: 0.0
1559utlization;rack_1/BladeEnclosure_6/Node_72/Processor_285;1225666800000;0;
1560utlization;rack_1/BladeEnclosure_6/Node_72/Processor_285;1225706400000;0;
1561mean: 0.0
1562utlization;rack_1/BladeEnclosure_6/Node_72/Processor_286;1225666800000;0;
1563utlization;rack_1/BladeEnclosure_6/Node_72/Processor_286;1225706400000;0;
1564mean: 0.0
1565utlization;rack_1/BladeEnclosure_6/Node_72/Processor_287;1225666800000;0;
1566utlization;rack_1/BladeEnclosure_6/Node_72/Processor_287;1225706400000;0;
1567mean: 0.0
1568utlization;rack_1/BladeEnclosure_6/Node_72/Processor_288;1225666800000;0;
1569utlization;rack_1/BladeEnclosure_6/Node_72/Processor_288;1225706400000;0;
1570mean: 0.0
1571utlization;rack_1/BladeEnclosure_6/Node_73/Processor_289;1225666800000;0;
1572utlization;rack_1/BladeEnclosure_6/Node_73/Processor_289;1225706400000;0;
1573mean: 0.0
1574utlization;rack_1/BladeEnclosure_6/Node_73/Processor_290;1225666800000;0;
1575utlization;rack_1/BladeEnclosure_6/Node_73/Processor_290;1225706400000;0;
1576mean: 0.0
1577utlization;rack_1/BladeEnclosure_6/Node_73/Processor_291;1225666800000;0;
1578utlization;rack_1/BladeEnclosure_6/Node_73/Processor_291;1225706400000;0;
1579mean: 0.0
1580utlization;rack_1/BladeEnclosure_6/Node_73/Processor_292;1225666800000;0;
1581utlization;rack_1/BladeEnclosure_6/Node_73/Processor_292;1225706400000;0;
1582mean: 0.0
1583utlization;rack_1/BladeEnclosure_6/Node_74/Processor_293;1225666800000;0;
1584utlization;rack_1/BladeEnclosure_6/Node_74/Processor_293;1225706400000;0;
1585mean: 0.0
1586utlization;rack_1/BladeEnclosure_6/Node_74/Processor_294;1225666800000;0;
1587utlization;rack_1/BladeEnclosure_6/Node_74/Processor_294;1225706400000;0;
1588mean: 0.0
1589utlization;rack_1/BladeEnclosure_6/Node_74/Processor_295;1225666800000;0;
1590utlization;rack_1/BladeEnclosure_6/Node_74/Processor_295;1225706400000;0;
1591mean: 0.0
1592utlization;rack_1/BladeEnclosure_6/Node_74/Processor_296;1225666800000;0;
1593utlization;rack_1/BladeEnclosure_6/Node_74/Processor_296;1225706400000;0;
1594mean: 0.0
1595utlization;rack_1/BladeEnclosure_6/Node_75/Processor_297;1225666800000;0;
1596utlization;rack_1/BladeEnclosure_6/Node_75/Processor_297;1225706400000;0;
1597mean: 0.0
1598utlization;rack_1/BladeEnclosure_6/Node_75/Processor_298;1225666800000;0;
1599utlization;rack_1/BladeEnclosure_6/Node_75/Processor_298;1225706400000;0;
1600mean: 0.0
1601utlization;rack_1/BladeEnclosure_6/Node_75/Processor_299;1225666800000;0;
1602utlization;rack_1/BladeEnclosure_6/Node_75/Processor_299;1225706400000;0;
1603mean: 0.0
1604utlization;rack_1/BladeEnclosure_6/Node_75/Processor_300;1225666800000;0;
1605utlization;rack_1/BladeEnclosure_6/Node_75/Processor_300;1225706400000;0;
1606mean: 0.0
1607utlization;rack_1/BladeEnclosure_6/Node_76/Processor_301;1225666800000;0;
1608utlization;rack_1/BladeEnclosure_6/Node_76/Processor_301;1225706400000;0;
1609mean: 0.0
1610utlization;rack_1/BladeEnclosure_6/Node_76/Processor_302;1225666800000;0;
1611utlization;rack_1/BladeEnclosure_6/Node_76/Processor_302;1225706400000;0;
1612mean: 0.0
1613utlization;rack_1/BladeEnclosure_6/Node_76/Processor_303;1225666800000;0;
1614utlization;rack_1/BladeEnclosure_6/Node_76/Processor_303;1225706400000;0;
1615mean: 0.0
1616utlization;rack_1/BladeEnclosure_6/Node_76/Processor_304;1225666800000;0;
1617utlization;rack_1/BladeEnclosure_6/Node_76/Processor_304;1225706400000;0;
1618mean: 0.0
1619utlization;rack_1/BladeEnclosure_6/Node_77/Processor_305;1225666800000;0;
1620utlization;rack_1/BladeEnclosure_6/Node_77/Processor_305;1225706400000;0;
1621mean: 0.0
1622utlization;rack_1/BladeEnclosure_6/Node_77/Processor_306;1225666800000;0;
1623utlization;rack_1/BladeEnclosure_6/Node_77/Processor_306;1225706400000;0;
1624mean: 0.0
1625utlization;rack_1/BladeEnclosure_6/Node_77/Processor_307;1225666800000;0;
1626utlization;rack_1/BladeEnclosure_6/Node_77/Processor_307;1225706400000;0;
1627mean: 0.0
1628utlization;rack_1/BladeEnclosure_6/Node_77/Processor_308;1225666800000;0;
1629utlization;rack_1/BladeEnclosure_6/Node_77/Processor_308;1225706400000;0;
1630mean: 0.0
1631utlization;rack_1/BladeEnclosure_6/Node_78/Processor_309;1225666800000;0;
1632utlization;rack_1/BladeEnclosure_6/Node_78/Processor_309;1225706400000;0;
1633mean: 0.0
1634utlization;rack_1/BladeEnclosure_6/Node_78/Processor_310;1225666800000;0;
1635utlization;rack_1/BladeEnclosure_6/Node_78/Processor_310;1225706400000;0;
1636mean: 0.0
1637utlization;rack_1/BladeEnclosure_6/Node_78/Processor_311;1225666800000;0;
1638utlization;rack_1/BladeEnclosure_6/Node_78/Processor_311;1225706400000;0;
1639mean: 0.0
1640utlization;rack_1/BladeEnclosure_6/Node_78/Processor_312;1225666800000;0;
1641utlization;rack_1/BladeEnclosure_6/Node_78/Processor_312;1225706400000;0;
1642mean: 0.0
1643utlization;rack_1/BladeEnclosure_6/Node_79/Processor_313;1225666800000;0;
1644utlization;rack_1/BladeEnclosure_6/Node_79/Processor_313;1225706400000;0;
1645mean: 0.0
1646utlization;rack_1/BladeEnclosure_6/Node_79/Processor_314;1225666800000;0;
1647utlization;rack_1/BladeEnclosure_6/Node_79/Processor_314;1225706400000;0;
1648mean: 0.0
1649utlization;rack_1/BladeEnclosure_6/Node_79/Processor_315;1225666800000;0;
1650utlization;rack_1/BladeEnclosure_6/Node_79/Processor_315;1225706400000;0;
1651mean: 0.0
1652utlization;rack_1/BladeEnclosure_6/Node_79/Processor_316;1225666800000;0;
1653utlization;rack_1/BladeEnclosure_6/Node_79/Processor_316;1225706400000;0;
1654mean: 0.0
1655utlization;rack_1/BladeEnclosure_6/Node_80/Processor_317;1225666800000;0;
1656utlization;rack_1/BladeEnclosure_6/Node_80/Processor_317;1225706400000;0;
1657mean: 0.0
1658utlization;rack_1/BladeEnclosure_6/Node_80/Processor_318;1225666800000;0;
1659utlization;rack_1/BladeEnclosure_6/Node_80/Processor_318;1225706400000;0;
1660mean: 0.0
1661utlization;rack_1/BladeEnclosure_6/Node_80/Processor_319;1225666800000;0;
1662utlization;rack_1/BladeEnclosure_6/Node_80/Processor_319;1225706400000;0;
1663mean: 0.0
1664utlization;rack_1/BladeEnclosure_6/Node_80/Processor_320;1225666800000;0;
1665utlization;rack_1/BladeEnclosure_6/Node_80/Processor_320;1225706400000;0;
1666mean: 0.0
1667utlization;rack_1/BladeEnclosure_6/Node_81/Processor_321;1225666800000;0;
1668utlization;rack_1/BladeEnclosure_6/Node_81/Processor_321;1225706400000;0;
1669mean: 0.0
1670utlization;rack_1/BladeEnclosure_6/Node_81/Processor_322;1225666800000;0;
1671utlization;rack_1/BladeEnclosure_6/Node_81/Processor_322;1225706400000;0;
1672mean: 0.0
1673utlization;rack_1/BladeEnclosure_6/Node_81/Processor_323;1225666800000;0;
1674utlization;rack_1/BladeEnclosure_6/Node_81/Processor_323;1225706400000;0;
1675mean: 0.0
1676utlization;rack_1/BladeEnclosure_6/Node_81/Processor_324;1225666800000;0;
1677utlization;rack_1/BladeEnclosure_6/Node_81/Processor_324;1225706400000;0;
1678mean: 0.0
1679utlization;rack_1/BladeEnclosure_6/Node_82/Processor_325;1225666800000;0;
1680utlization;rack_1/BladeEnclosure_6/Node_82/Processor_325;1225706400000;0;
1681mean: 0.0
1682utlization;rack_1/BladeEnclosure_6/Node_82/Processor_326;1225666800000;0;
1683utlization;rack_1/BladeEnclosure_6/Node_82/Processor_326;1225706400000;0;
1684mean: 0.0
1685utlization;rack_1/BladeEnclosure_6/Node_82/Processor_327;1225666800000;0;
1686utlization;rack_1/BladeEnclosure_6/Node_82/Processor_327;1225706400000;0;
1687mean: 0.0
1688utlization;rack_1/BladeEnclosure_6/Node_82/Processor_328;1225666800000;0;
1689utlization;rack_1/BladeEnclosure_6/Node_82/Processor_328;1225706400000;0;
1690mean: 0.0
1691utlization;rack_1/BladeEnclosure_6/Node_83/Processor_329;1225666800000;0;
1692utlization;rack_1/BladeEnclosure_6/Node_83/Processor_329;1225706400000;0;
1693mean: 0.0
1694utlization;rack_1/BladeEnclosure_6/Node_83/Processor_330;1225666800000;0;
1695utlization;rack_1/BladeEnclosure_6/Node_83/Processor_330;1225706400000;0;
1696mean: 0.0
1697utlization;rack_1/BladeEnclosure_6/Node_83/Processor_331;1225666800000;0;
1698utlization;rack_1/BladeEnclosure_6/Node_83/Processor_331;1225706400000;0;
1699mean: 0.0
1700utlization;rack_1/BladeEnclosure_6/Node_83/Processor_332;1225666800000;0;
1701utlization;rack_1/BladeEnclosure_6/Node_83/Processor_332;1225706400000;0;
1702mean: 0.0
1703utlization;rack_1/BladeEnclosure_6/Node_84/Processor_333;1225666800000;0;
1704utlization;rack_1/BladeEnclosure_6/Node_84/Processor_333;1225706400000;0;
1705mean: 0.0
1706utlization;rack_1/BladeEnclosure_6/Node_84/Processor_334;1225666800000;0;
1707utlization;rack_1/BladeEnclosure_6/Node_84/Processor_334;1225706400000;0;
1708mean: 0.0
1709utlization;rack_1/BladeEnclosure_6/Node_84/Processor_335;1225666800000;0;
1710utlization;rack_1/BladeEnclosure_6/Node_84/Processor_335;1225706400000;0;
1711mean: 0.0
1712utlization;rack_1/BladeEnclosure_6/Node_84/Processor_336;1225666800000;0;
1713utlization;rack_1/BladeEnclosure_6/Node_84/Processor_336;1225706400000;0;
1714mean: 0.0
Note: See TracBrowser for help on using the repository browser.