Changeset 1559 for DCWoRMS/branches
- Timestamp:
- 02/01/16 16:18:33 (9 years ago)
- Location:
- DCWoRMS/branches/coolemall/example/airflowEstimation_result
- Files:
-
- 11 edited
Legend:
- Unmodified
- Added
- Removed
-
DCWoRMS/branches/coolemall/example/airflowEstimation_result/Stats_Simulation_1_Devices.txt
r1476 r1559 17 17 powerConsumption;rack_1/BladeEnclosure_2/Fan_2;1225670400000;20; 18 18 powerConsumption;rack_1/BladeEnclosure_2/Fan_2;1225675800000;30; 19 powerConsumption;rack_1/BladeEnclosure_2/Fan_2;122568 4800000;20;20 powerConsumption;rack_1/BladeEnclosure_2/Fan_2;122568 6600000;15;19 powerConsumption;rack_1/BladeEnclosure_2/Fan_2;1225683000000;20; 20 powerConsumption;rack_1/BladeEnclosure_2/Fan_2;1225684800000;15; 21 21 powerConsumption;rack_1/BladeEnclosure_2/Fan_2;1225690800000;10; 22 22 powerConsumption;rack_1/BladeEnclosure_2/Fan_2;1225699200000;5; 23 23 powerConsumption;rack_1/BladeEnclosure_2/Fan_2;1225706400000;0; 24 mean: 1 5.53030303030303 sum: 170.8333333333333424 mean: 14.848484848484848 sum: 163.33333333333334 25 25 airFlow;rack_1/BladeEnclosure_2/Fan_2;1225666800000;0; 26 26 airFlow;rack_1/BladeEnclosure_2/Fan_2;1225668600000;400; 27 27 airFlow;rack_1/BladeEnclosure_2/Fan_2;1225670400000;800; 28 28 airFlow;rack_1/BladeEnclosure_2/Fan_2;1225675800000;1,200; 29 airFlow;rack_1/BladeEnclosure_2/Fan_2;122568 4800000;800;30 airFlow;rack_1/BladeEnclosure_2/Fan_2;122568 6600000;600;29 airFlow;rack_1/BladeEnclosure_2/Fan_2;1225683000000;800; 30 airFlow;rack_1/BladeEnclosure_2/Fan_2;1225684800000;600; 31 31 airFlow;rack_1/BladeEnclosure_2/Fan_2;1225690800000;400; 32 32 airFlow;rack_1/BladeEnclosure_2/Fan_2;1225699200000;200; 33 33 airFlow;rack_1/BladeEnclosure_2/Fan_2;1225706400000;0; 34 mean: 621.212121212121234 mean: 593.939393939394 35 35 powerConsumption;rack_1/BladeEnclosure_3/Fan_3;1225666800000;0; 36 powerConsumption;rack_1/BladeEnclosure_3/Fan_3;1225676400000;5; 36 37 powerConsumption;rack_1/BladeEnclosure_3/Fan_3;1225678400000;15; 37 38 powerConsumption;rack_1/BladeEnclosure_3/Fan_3;1225679000000;20; 38 powerConsumption;rack_1/BladeEnclosure_3/Fan_3;122568 5600000;15;39 powerConsumption;rack_1/BladeEnclosure_3/Fan_3;12256 89800000;10;39 powerConsumption;rack_1/BladeEnclosure_3/Fan_3;1225686200000;15; 40 powerConsumption;rack_1/BladeEnclosure_3/Fan_3;1225690800000;10; 40 41 powerConsumption;rack_1/BladeEnclosure_3/Fan_3;1225703600000;5; 41 42 powerConsumption;rack_1/BladeEnclosure_3/Fan_3;1225704200000;0; 42 43 powerConsumption;rack_1/BladeEnclosure_3/Fan_3;1225706400000;0; 43 mean: 8.712121212121213 sum: 95.8333333333333344 mean: 9.166666666666666 sum: 100.83333333333333 44 45 airFlow;rack_1/BladeEnclosure_3/Fan_3;1225666800000;0; 46 airFlow;rack_1/BladeEnclosure_3/Fan_3;1225676400000;200; 45 47 airFlow;rack_1/BladeEnclosure_3/Fan_3;1225678400000;600; 46 48 airFlow;rack_1/BladeEnclosure_3/Fan_3;1225679000000;800; 47 airFlow;rack_1/BladeEnclosure_3/Fan_3;122568 5600000;600;48 airFlow;rack_1/BladeEnclosure_3/Fan_3;12256 89800000;400;49 airFlow;rack_1/BladeEnclosure_3/Fan_3;1225686200000;600; 50 airFlow;rack_1/BladeEnclosure_3/Fan_3;1225690800000;400; 49 51 airFlow;rack_1/BladeEnclosure_3/Fan_3;1225703600000;200; 50 52 airFlow;rack_1/BladeEnclosure_3/Fan_3;1225704200000;0; 51 53 airFlow;rack_1/BladeEnclosure_3/Fan_3;1225706400000;0; 52 mean: 3 48.484848484848554 mean: 366.66666666666663 53 55 powerConsumption;rack_1/BladeEnclosure_4/Fan_4;1225666800000;0; 54 56 powerConsumption;rack_1/BladeEnclosure_4/Fan_4;1225706400000;0; -
DCWoRMS/branches/coolemall/example/airflowEstimation_result/Stats_Simulation_1_EnergyUsage.txt
r1476 r1559 20 20 mean: 340.90909090909093 sum: 3750.0000000000005 21 21 powerConsumption;rack_1/BladeEnclosure_1/Node_6;1225666800000;750; 22 powerConsumption;rack_1/BladeEnclosure_1/Node_6;1225684800000;0;23 22 powerConsumption;rack_1/BladeEnclosure_1/Node_6;1225706400000;0; 24 mean: 340.90909090909093 sum: 3750.000000000000523 mean: 750.0 sum: 8250.0 25 24 powerConsumption;rack_1/BladeEnclosure_1/Node_7;1225666800000;750; 26 25 powerConsumption;rack_1/BladeEnclosure_1/Node_7;1225681200000;0; … … 34 33 powerConsumption;rack_1/BladeEnclosure_1/Node_9;1225674000000;0; 35 34 powerConsumption;rack_1/BladeEnclosure_1/Node_9;1225675800000;750; 36 powerConsumption;rack_1/BladeEnclosure_1/Node_9;122568 6600000;0;35 powerConsumption;rack_1/BladeEnclosure_1/Node_9;1225683000000;0; 37 36 powerConsumption;rack_1/BladeEnclosure_1/Node_9;1225706400000;0; 38 mean: 340.9090909090909 sum: 3749.999999999999537 mean: 272.72727272727275 sum: 3000.0 39 38 powerConsumption;rack_1/BladeEnclosure_1/Node_10;1225666800000;750; 39 powerConsumption;rack_1/BladeEnclosure_1/Node_10;1225684800000;0; 40 40 powerConsumption;rack_1/BladeEnclosure_1/Node_10;1225706400000;0; 41 mean: 750.0 sum: 8250.041 mean: 340.90909090909093 sum: 3750.0000000000005 42 42 powerConsumption;rack_1/BladeEnclosure_1/Node_11;1225666800000;750; 43 43 powerConsumption;rack_1/BladeEnclosure_1/Node_11;1225681200000;0; … … 51 51 powerConsumption;rack_1/BladeEnclosure_1/Node_13;1225674000000;0; 52 52 powerConsumption;rack_1/BladeEnclosure_1/Node_13;1225675800000;750; 53 powerConsumption;rack_1/BladeEnclosure_1/Node_13;122568 3000000;0;53 powerConsumption;rack_1/BladeEnclosure_1/Node_13;1225686600000;0; 54 54 powerConsumption;rack_1/BladeEnclosure_1/Node_13;1225706400000;0; 55 mean: 272.72727272727275 sum: 3000.055 mean: 340.9090909090909 sum: 3749.9999999999995 56 56 powerConsumption;rack_1/BladeEnclosure_1/Node_14;1225666800000;0; 57 57 powerConsumption;rack_1/BladeEnclosure_1/Node_14;1225668600000;750; … … 86 86 powerConsumption;rack_1/BladeEnclosure_2/Node_20;1225666800000;0; 87 87 powerConsumption;rack_1/BladeEnclosure_2/Node_20;1225670400000;750; 88 powerConsumption;rack_1/BladeEnclosure_2/Node_20;12256 84800000;0;88 powerConsumption;rack_1/BladeEnclosure_2/Node_20;1225699200000;0; 89 89 powerConsumption;rack_1/BladeEnclosure_2/Node_20;1225706400000;0; 90 mean: 272.72727272727275 sum: 3000.090 mean: 545.4545454545455 sum: 6000.0 91 91 powerConsumption;rack_1/BladeEnclosure_2/Node_21;1225666800000;0; 92 92 powerConsumption;rack_1/BladeEnclosure_2/Node_21;1225670400000;750; 93 powerConsumption;rack_1/BladeEnclosure_2/Node_21;1225699200000;0;94 93 powerConsumption;rack_1/BladeEnclosure_2/Node_21;1225706400000;0; 95 mean: 545.4545454545455 sum: 6000.094 mean: 681.8181818181819 sum: 7500.000000000001 96 95 powerConsumption;rack_1/BladeEnclosure_2/Node_22;1225666800000;0; 97 96 powerConsumption;rack_1/BladeEnclosure_2/Node_22;1225670400000;750; … … 106 105 powerConsumption;rack_1/BladeEnclosure_2/Node_24;1225666800000;0; 107 106 powerConsumption;rack_1/BladeEnclosure_2/Node_24;1225670400000;750; 107 powerConsumption;rack_1/BladeEnclosure_2/Node_24;1225684800000;0; 108 108 powerConsumption;rack_1/BladeEnclosure_2/Node_24;1225706400000;0; 109 mean: 681.8181818181819 sum: 7500.000000000001109 mean: 272.72727272727275 sum: 3000.0 110 110 powerConsumption;rack_1/BladeEnclosure_2/Node_25;1225666800000;0; 111 111 powerConsumption;rack_1/BladeEnclosure_2/Node_25;1225670400000;750; … … 115 115 powerConsumption;rack_1/BladeEnclosure_2/Node_26;1225666800000;0; 116 116 powerConsumption;rack_1/BladeEnclosure_2/Node_26;1225675800000;750; 117 powerConsumption;rack_1/BladeEnclosure_2/Node_26;122568 6600000;0;117 powerConsumption;rack_1/BladeEnclosure_2/Node_26;1225683000000;0; 118 118 powerConsumption;rack_1/BladeEnclosure_2/Node_26;1225706400000;0; 119 mean: 204.54545454545453 sum: 2249.9999999999995119 mean: 136.36363636363637 sum: 1500.0 120 120 powerConsumption;rack_1/BladeEnclosure_2/Node_27;1225666800000;0; 121 powerConsumption;rack_1/BladeEnclosure_2/Node_27;122567 6400000;750;122 powerConsumption;rack_1/BladeEnclosure_2/Node_27;12256 90800000;0;121 powerConsumption;rack_1/BladeEnclosure_2/Node_27;1225675800000;750; 122 powerConsumption;rack_1/BladeEnclosure_2/Node_27;1225686600000;0; 123 123 powerConsumption;rack_1/BladeEnclosure_2/Node_27;1225706400000;0; 124 mean: 2 72.72727272727275 sum: 3000.0124 mean: 204.54545454545453 sum: 2249.9999999999995 125 125 powerConsumption;rack_1/BladeEnclosure_2/Node_28;1225666800000;0; 126 126 powerConsumption;rack_1/BladeEnclosure_2/Node_28;1225676400000;750; … … 129 129 mean: 272.72727272727275 sum: 3000.0 130 130 powerConsumption;rack_1/BladeEnclosure_3/Node_29;1225666800000;0; 131 powerConsumption;rack_1/BladeEnclosure_3/Node_29;122567 8400000;750;132 powerConsumption;rack_1/BladeEnclosure_3/Node_29;1225 703600000;0;131 powerConsumption;rack_1/BladeEnclosure_3/Node_29;1225676400000;750; 132 powerConsumption;rack_1/BladeEnclosure_3/Node_29;1225690800000;0; 133 133 powerConsumption;rack_1/BladeEnclosure_3/Node_29;1225706400000;0; 134 mean: 477.27272727272725 sum: 5250.0134 mean: 272.72727272727275 sum: 3000.0 135 135 powerConsumption;rack_1/BladeEnclosure_3/Node_30;1225666800000;0; 136 136 powerConsumption;rack_1/BladeEnclosure_3/Node_30;1225678400000;750; 137 powerConsumption;rack_1/BladeEnclosure_3/Node_30;1225 692800000;0;137 powerConsumption;rack_1/BladeEnclosure_3/Node_30;1225703600000;0; 138 138 powerConsumption;rack_1/BladeEnclosure_3/Node_30;1225706400000;0; 139 mean: 272.72727272727275 sum: 3000.0139 mean: 477.27272727272725 sum: 5250.0 140 140 powerConsumption;rack_1/BladeEnclosure_3/Node_31;1225666800000;0; 141 141 powerConsumption;rack_1/BladeEnclosure_3/Node_31;1225678400000;750; 142 powerConsumption;rack_1/BladeEnclosure_3/Node_31;12256 85600000;0;142 powerConsumption;rack_1/BladeEnclosure_3/Node_31;1225692800000;0; 143 143 powerConsumption;rack_1/BladeEnclosure_3/Node_31;1225706400000;0; 144 mean: 136.36363636363637 sum: 1500.0144 mean: 272.72727272727275 sum: 3000.0 145 145 powerConsumption;rack_1/BladeEnclosure_3/Node_32;1225666800000;0; 146 146 powerConsumption;rack_1/BladeEnclosure_3/Node_32;1225678400000;750; 147 powerConsumption;rack_1/BladeEnclosure_3/Node_32;1225 703600000;0;147 powerConsumption;rack_1/BladeEnclosure_3/Node_32;1225685600000;0; 148 148 powerConsumption;rack_1/BladeEnclosure_3/Node_32;1225706400000;0; 149 mean: 477.27272727272725 sum: 5250.0149 mean: 136.36363636363637 sum: 1500.0 150 150 powerConsumption;rack_1/BladeEnclosure_3/Node_33;1225666800000;0; 151 151 powerConsumption;rack_1/BladeEnclosure_3/Node_33;1225678400000;750; 152 powerConsumption;rack_1/BladeEnclosure_3/Node_33;1225 692800000;0;152 powerConsumption;rack_1/BladeEnclosure_3/Node_33;1225703600000;0; 153 153 powerConsumption;rack_1/BladeEnclosure_3/Node_33;1225706400000;0; 154 mean: 272.72727272727275 sum: 3000.0154 mean: 477.27272727272725 sum: 5250.0 155 155 powerConsumption;rack_1/BladeEnclosure_3/Node_34;1225666800000;0; 156 156 powerConsumption;rack_1/BladeEnclosure_3/Node_34;1225678400000;750; 157 powerConsumption;rack_1/BladeEnclosure_3/Node_34;12256 89200000;0;157 powerConsumption;rack_1/BladeEnclosure_3/Node_34;1225692800000;0; 158 158 powerConsumption;rack_1/BladeEnclosure_3/Node_34;1225706400000;0; 159 mean: 2 04.54545454545453 sum: 2249.9999999999995159 mean: 272.72727272727275 sum: 3000.0 160 160 powerConsumption;rack_1/BladeEnclosure_3/Node_35;1225666800000;0; 161 powerConsumption;rack_1/BladeEnclosure_3/Node_35;122567 9000000;750;162 powerConsumption;rack_1/BladeEnclosure_3/Node_35;1225 704200000;0;161 powerConsumption;rack_1/BladeEnclosure_3/Node_35;1225678400000;750; 162 powerConsumption;rack_1/BladeEnclosure_3/Node_35;1225689200000;0; 163 163 powerConsumption;rack_1/BladeEnclosure_3/Node_35;1225706400000;0; 164 mean: 477.27272727272725 sum: 5250.0164 mean: 204.54545454545453 sum: 2249.9999999999995 165 165 powerConsumption;rack_1/BladeEnclosure_3/Node_36;1225666800000;0; 166 166 powerConsumption;rack_1/BladeEnclosure_3/Node_36;1225679000000;750; 167 powerConsumption;rack_1/BladeEnclosure_3/Node_36;1225 686200000;0;167 powerConsumption;rack_1/BladeEnclosure_3/Node_36;1225704200000;0; 168 168 powerConsumption;rack_1/BladeEnclosure_3/Node_36;1225706400000;0; 169 mean: 136.36363636363637 sum: 1500.0169 mean: 477.27272727272725 sum: 5250.0 170 170 powerConsumption;rack_1/BladeEnclosure_3/Node_37;1225666800000;0; 171 171 powerConsumption;rack_1/BladeEnclosure_3/Node_37;1225679000000;750; 172 powerConsumption;rack_1/BladeEnclosure_3/Node_37;122568 9800000;0;172 powerConsumption;rack_1/BladeEnclosure_3/Node_37;1225686200000;0; 173 173 powerConsumption;rack_1/BladeEnclosure_3/Node_37;1225706400000;0; 174 mean: 204.54545454545453 sum: 2249.9999999999995174 mean: 136.36363636363637 sum: 1500.0 175 175 powerConsumption;rack_1/BladeEnclosure_3/Node_38;1225666800000;0; 176 powerConsumption;rack_1/BladeEnclosure_3/Node_38;1225679000000;750; 177 powerConsumption;rack_1/BladeEnclosure_3/Node_38;1225689800000;0; 176 178 powerConsumption;rack_1/BladeEnclosure_3/Node_38;1225706400000;0; 177 mean: 0.0 sum: 0.0179 mean: 204.54545454545453 sum: 2249.9999999999995 178 180 powerConsumption;rack_1/BladeEnclosure_3/Node_39;1225666800000;0; 179 181 powerConsumption;rack_1/BladeEnclosure_3/Node_39;1225706400000;0; -
DCWoRMS/branches/coolemall/example/airflowEstimation_result/Stats_Simulation_1_Jobs.txt
r1476 r1559 29 29 28;14,400;7,200;0;7,200;0;0;0;0;14,400; 30 30 29;18,000;10,800;0;10,800;0;0;0;0;18,000; 31 30;1 8,000;7,200;0;7,200;0;0;0;0;18,000;31 30;16,200;7,200;0;7,200;0;0;0;0;16,200; 32 32 31;19,800;10,800;0;10,800;0;0;0;0;19,800; 33 33 32;16,200;7,200;0;7,200;0;0;0;0;16,200; … … 39 39 38;32,400;21,600;0;21,600;0;0;0;0;32,400; 40 40 39;39,600;28,800;0;28,800;0;0;0;0;39,600; 41 40;18,000;7,200;0;7,200;0;0;0;0;18,000; 41 42 41;32,400;21,600;0;21,600;0;0;0;0;32,400; 42 43 42;36,800;25,200;0;25,200;0;0;0;0;36,800; -
DCWoRMS/branches/coolemall/example/airflowEstimation_result/Stats_Simulation_1_ResourceOccupancy.txt
r1476 r1559 3 3 utlization;rack_1;1225670400000;0.298; 4 4 utlization;rack_1;1225674000000;0.274; 5 utlization;rack_1;1225675800000;0.3 1;6 utlization;rack_1;1225676400000;0.3 33;7 utlization;rack_1;1225677600000;0.3 33;8 utlization;rack_1;1225678400000;0.4 05;9 utlization;rack_1;1225679000000;0.4 4;10 utlization;rack_1;1225681200000;0.3 57;5 utlization;rack_1;1225675800000;0.321; 6 utlization;rack_1;1225676400000;0.345; 7 utlization;rack_1;1225677600000;0.345; 8 utlization;rack_1;1225678400000;0.417; 9 utlization;rack_1;1225679000000;0.452; 10 utlization;rack_1;1225681200000;0.369; 11 11 utlization;rack_1;1225683000000;0.345; 12 12 utlization;rack_1;1225684800000;0.286; … … 25 25 utlization;rack_1;1225704200000;0.024; 26 26 utlization;rack_1;1225706400000;0; 27 mean: 0.2 099567099567099527 mean: 0.2121212121212121 28 28 utlization;rack_1/BladeEnclosure_1;1225666800000;0.929; 29 29 utlization;rack_1/BladeEnclosure_1;1225668600000;1; … … 42 42 utlization;rack_1/BladeEnclosure_2;1225668600000;0.214; 43 43 utlization;rack_1/BladeEnclosure_2;1225670400000;0.786; 44 utlization;rack_1/BladeEnclosure_2;1225675800000;0. 857;44 utlization;rack_1/BladeEnclosure_2;1225675800000;0.929; 45 45 utlization;rack_1/BladeEnclosure_2;1225676400000;1; 46 46 utlization;rack_1/BladeEnclosure_2;1225677600000;1; 47 47 utlization;rack_1/BladeEnclosure_2;1225681200000;0.857; 48 utlization;rack_1/BladeEnclosure_2;1225684800000;0.643; 49 utlization;rack_1/BladeEnclosure_2;1225686600000;0.571; 50 utlization;rack_1/BladeEnclosure_2;1225690200000;0.5; 48 utlization;rack_1/BladeEnclosure_2;1225683000000;0.786; 49 utlization;rack_1/BladeEnclosure_2;1225684800000;0.571; 50 utlization;rack_1/BladeEnclosure_2;1225686600000;0.5; 51 utlization;rack_1/BladeEnclosure_2;1225690200000;0.429; 51 52 utlization;rack_1/BladeEnclosure_2;1225690800000;0.357; 52 53 utlization;rack_1/BladeEnclosure_2;1225693800000;0.214; 53 54 utlization;rack_1/BladeEnclosure_2;1225699200000;0.071; 54 55 utlization;rack_1/BladeEnclosure_2;1225706400000;0; 55 mean: 0.4 870129870129869556 mean: 0.474025974025974 56 57 utlization;rack_1/BladeEnclosure_3;1225666800000;0; 57 utlization;rack_1/BladeEnclosure_3;1225678400000;0.429; 58 utlization;rack_1/BladeEnclosure_3;1225679000000;0.643; 59 utlization;rack_1/BladeEnclosure_3;1225685600000;0.571; 60 utlization;rack_1/BladeEnclosure_3;1225686200000;0.5; 61 utlization;rack_1/BladeEnclosure_3;1225689200000;0.429; 62 utlization;rack_1/BladeEnclosure_3;1225689800000;0.357; 58 utlization;rack_1/BladeEnclosure_3;1225676400000;0.071; 59 utlization;rack_1/BladeEnclosure_3;1225678400000;0.5; 60 utlization;rack_1/BladeEnclosure_3;1225679000000;0.714; 61 utlization;rack_1/BladeEnclosure_3;1225685600000;0.643; 62 utlization;rack_1/BladeEnclosure_3;1225686200000;0.571; 63 utlization;rack_1/BladeEnclosure_3;1225689200000;0.5; 64 utlization;rack_1/BladeEnclosure_3;1225689800000;0.429; 65 utlization;rack_1/BladeEnclosure_3;1225690800000;0.357; 63 66 utlization;rack_1/BladeEnclosure_3;1225692800000;0.214; 64 67 utlization;rack_1/BladeEnclosure_3;1225703600000;0.071; 65 68 utlization;rack_1/BladeEnclosure_3;1225704200000;0; 66 69 utlization;rack_1/BladeEnclosure_3;1225706400000;0; 67 mean: 0.2 53246753246753270 mean: 0.2792207792207792 68 71 utlization;rack_1/BladeEnclosure_4;1225666800000;0; 69 72 utlization;rack_1/BladeEnclosure_4;1225706400000;0; … … 101 104 utlization;rack_1/BladeEnclosure_1/Node_6;1225666800000;1; 102 105 utlization;rack_1/BladeEnclosure_1/Node_6;1225677600000;1; 103 utlization;rack_1/BladeEnclosure_1/Node_6;1225684800000;0;104 106 utlization;rack_1/BladeEnclosure_1/Node_6;1225706400000;0; 105 mean: 0.45454545454545453107 mean: 1.0 106 108 utlization;rack_1/BladeEnclosure_1/Node_7;1225666800000;1; 107 109 utlization;rack_1/BladeEnclosure_1/Node_7;1225681200000;0; … … 115 117 utlization;rack_1/BladeEnclosure_1/Node_9;1225674000000;0; 116 118 utlization;rack_1/BladeEnclosure_1/Node_9;1225675800000;1; 117 utlization;rack_1/BladeEnclosure_1/Node_9;122568 6600000;0;119 utlization;rack_1/BladeEnclosure_1/Node_9;1225683000000;0; 118 120 utlization;rack_1/BladeEnclosure_1/Node_9;1225706400000;0; 119 mean: 0. 45454545454545453121 mean: 0.36363636363636365 120 122 utlization;rack_1/BladeEnclosure_1/Node_10;1225666800000;1; 121 123 utlization;rack_1/BladeEnclosure_1/Node_10;1225677600000;1; 124 utlization;rack_1/BladeEnclosure_1/Node_10;1225684800000;0; 122 125 utlization;rack_1/BladeEnclosure_1/Node_10;1225706400000;0; 123 mean: 1.0126 mean: 0.45454545454545453 124 127 utlization;rack_1/BladeEnclosure_1/Node_11;1225666800000;1; 125 128 utlization;rack_1/BladeEnclosure_1/Node_11;1225681200000;0; … … 133 136 utlization;rack_1/BladeEnclosure_1/Node_13;1225674000000;0; 134 137 utlization;rack_1/BladeEnclosure_1/Node_13;1225675800000;1; 135 utlization;rack_1/BladeEnclosure_1/Node_13;122568 3000000;0;138 utlization;rack_1/BladeEnclosure_1/Node_13;1225686600000;0; 136 139 utlization;rack_1/BladeEnclosure_1/Node_13;1225706400000;0; 137 mean: 0. 36363636363636365140 mean: 0.45454545454545453 138 141 utlization;rack_1/BladeEnclosure_1/Node_14;1225666800000;0; 139 142 utlization;rack_1/BladeEnclosure_1/Node_14;1225668600000;1; … … 169 172 utlization;rack_1/BladeEnclosure_2/Node_20;1225670400000;1; 170 173 utlization;rack_1/BladeEnclosure_2/Node_20;1225677600000;1; 171 utlization;rack_1/BladeEnclosure_2/Node_20;12256 84800000;0;174 utlization;rack_1/BladeEnclosure_2/Node_20;1225699200000;0; 172 175 utlization;rack_1/BladeEnclosure_2/Node_20;1225706400000;0; 173 mean: 0. 36363636363636365176 mean: 0.7272727272727273 174 177 utlization;rack_1/BladeEnclosure_2/Node_21;1225666800000;0; 175 178 utlization;rack_1/BladeEnclosure_2/Node_21;1225670400000;1; 176 179 utlization;rack_1/BladeEnclosure_2/Node_21;1225677600000;1; 177 utlization;rack_1/BladeEnclosure_2/Node_21;1225699200000;0;178 180 utlization;rack_1/BladeEnclosure_2/Node_21;1225706400000;0; 179 mean: 0. 7272727272727273181 mean: 0.9090909090909092 180 182 utlization;rack_1/BladeEnclosure_2/Node_22;1225666800000;0; 181 183 utlization;rack_1/BladeEnclosure_2/Node_22;1225670400000;1; … … 191 193 utlization;rack_1/BladeEnclosure_2/Node_24;1225670400000;1; 192 194 utlization;rack_1/BladeEnclosure_2/Node_24;1225677600000;1; 195 utlization;rack_1/BladeEnclosure_2/Node_24;1225684800000;0; 193 196 utlization;rack_1/BladeEnclosure_2/Node_24;1225706400000;0; 194 mean: 0. 9090909090909092197 mean: 0.36363636363636365 195 198 utlization;rack_1/BladeEnclosure_2/Node_25;1225666800000;0; 196 199 utlization;rack_1/BladeEnclosure_2/Node_25;1225670400000;1; … … 201 204 utlization;rack_1/BladeEnclosure_2/Node_26;1225666800000;0; 202 205 utlization;rack_1/BladeEnclosure_2/Node_26;1225675800000;1; 203 utlization;rack_1/BladeEnclosure_2/Node_26;122568 6600000;0;206 utlization;rack_1/BladeEnclosure_2/Node_26;1225683000000;0; 204 207 utlization;rack_1/BladeEnclosure_2/Node_26;1225706400000;0; 205 mean: 0. 2727272727272727208 mean: 0.18181818181818182 206 209 utlization;rack_1/BladeEnclosure_2/Node_27;1225666800000;0; 207 utlization;rack_1/BladeEnclosure_2/Node_27;122567 6400000;1;208 utlization;rack_1/BladeEnclosure_2/Node_27;12256 90800000;0;210 utlization;rack_1/BladeEnclosure_2/Node_27;1225675800000;1; 211 utlization;rack_1/BladeEnclosure_2/Node_27;1225686600000;0; 209 212 utlization;rack_1/BladeEnclosure_2/Node_27;1225706400000;0; 210 mean: 0. 36363636363636365213 mean: 0.2727272727272727 211 214 utlization;rack_1/BladeEnclosure_2/Node_28;1225666800000;0; 212 215 utlization;rack_1/BladeEnclosure_2/Node_28;1225676400000;1; … … 215 218 mean: 0.36363636363636365 216 219 utlization;rack_1/BladeEnclosure_3/Node_29;1225666800000;0; 217 utlization;rack_1/BladeEnclosure_3/Node_29;122567 8400000;1;218 utlization;rack_1/BladeEnclosure_3/Node_29;1225 703600000;0;220 utlization;rack_1/BladeEnclosure_3/Node_29;1225676400000;1; 221 utlization;rack_1/BladeEnclosure_3/Node_29;1225690800000;0; 219 222 utlization;rack_1/BladeEnclosure_3/Node_29;1225706400000;0; 220 mean: 0. 6363636363636364223 mean: 0.36363636363636365 221 224 utlization;rack_1/BladeEnclosure_3/Node_30;1225666800000;0; 222 225 utlization;rack_1/BladeEnclosure_3/Node_30;1225678400000;1; 223 utlization;rack_1/BladeEnclosure_3/Node_30;1225 692800000;0;226 utlization;rack_1/BladeEnclosure_3/Node_30;1225703600000;0; 224 227 utlization;rack_1/BladeEnclosure_3/Node_30;1225706400000;0; 225 mean: 0. 36363636363636365228 mean: 0.6363636363636364 226 229 utlization;rack_1/BladeEnclosure_3/Node_31;1225666800000;0; 227 230 utlization;rack_1/BladeEnclosure_3/Node_31;1225678400000;1; 228 utlization;rack_1/BladeEnclosure_3/Node_31;12256 85600000;0;231 utlization;rack_1/BladeEnclosure_3/Node_31;1225692800000;0; 229 232 utlization;rack_1/BladeEnclosure_3/Node_31;1225706400000;0; 230 mean: 0. 18181818181818182233 mean: 0.36363636363636365 231 234 utlization;rack_1/BladeEnclosure_3/Node_32;1225666800000;0; 232 235 utlization;rack_1/BladeEnclosure_3/Node_32;1225678400000;1; 233 utlization;rack_1/BladeEnclosure_3/Node_32;1225 703600000;0;236 utlization;rack_1/BladeEnclosure_3/Node_32;1225685600000;0; 234 237 utlization;rack_1/BladeEnclosure_3/Node_32;1225706400000;0; 235 mean: 0. 6363636363636364238 mean: 0.18181818181818182 236 239 utlization;rack_1/BladeEnclosure_3/Node_33;1225666800000;0; 237 240 utlization;rack_1/BladeEnclosure_3/Node_33;1225678400000;1; 238 utlization;rack_1/BladeEnclosure_3/Node_33;1225 692800000;0;241 utlization;rack_1/BladeEnclosure_3/Node_33;1225703600000;0; 239 242 utlization;rack_1/BladeEnclosure_3/Node_33;1225706400000;0; 240 mean: 0. 36363636363636365243 mean: 0.6363636363636364 241 244 utlization;rack_1/BladeEnclosure_3/Node_34;1225666800000;0; 242 245 utlization;rack_1/BladeEnclosure_3/Node_34;1225678400000;1; 243 utlization;rack_1/BladeEnclosure_3/Node_34;12256 89200000;0;246 utlization;rack_1/BladeEnclosure_3/Node_34;1225692800000;0; 244 247 utlization;rack_1/BladeEnclosure_3/Node_34;1225706400000;0; 245 mean: 0. 2727272727272727248 mean: 0.36363636363636365 246 249 utlization;rack_1/BladeEnclosure_3/Node_35;1225666800000;0; 247 utlization;rack_1/BladeEnclosure_3/Node_35;122567 9000000;1;248 utlization;rack_1/BladeEnclosure_3/Node_35;1225 704200000;0;250 utlization;rack_1/BladeEnclosure_3/Node_35;1225678400000;1; 251 utlization;rack_1/BladeEnclosure_3/Node_35;1225689200000;0; 249 252 utlization;rack_1/BladeEnclosure_3/Node_35;1225706400000;0; 250 mean: 0. 6363636363636364253 mean: 0.2727272727272727 251 254 utlization;rack_1/BladeEnclosure_3/Node_36;1225666800000;0; 252 255 utlization;rack_1/BladeEnclosure_3/Node_36;1225679000000;1; 253 utlization;rack_1/BladeEnclosure_3/Node_36;1225 686200000;0;256 utlization;rack_1/BladeEnclosure_3/Node_36;1225704200000;0; 254 257 utlization;rack_1/BladeEnclosure_3/Node_36;1225706400000;0; 255 mean: 0. 18181818181818182258 mean: 0.6363636363636364 256 259 utlization;rack_1/BladeEnclosure_3/Node_37;1225666800000;0; 257 260 utlization;rack_1/BladeEnclosure_3/Node_37;1225679000000;1; 258 utlization;rack_1/BladeEnclosure_3/Node_37;122568 9800000;0;261 utlization;rack_1/BladeEnclosure_3/Node_37;1225686200000;0; 259 262 utlization;rack_1/BladeEnclosure_3/Node_37;1225706400000;0; 260 mean: 0. 2727272727272727263 mean: 0.18181818181818182 261 264 utlization;rack_1/BladeEnclosure_3/Node_38;1225666800000;0; 265 utlization;rack_1/BladeEnclosure_3/Node_38;1225679000000;1; 266 utlization;rack_1/BladeEnclosure_3/Node_38;1225689800000;0; 262 267 utlization;rack_1/BladeEnclosure_3/Node_38;1225706400000;0; 263 mean: 0. 0268 mean: 0.2727272727272727 264 269 utlization;rack_1/BladeEnclosure_3/Node_39;1225666800000;0; 265 270 utlization;rack_1/BladeEnclosure_3/Node_39;1225706400000;0; … … 498 503 utlization;rack_1/BladeEnclosure_1/Node_6/Processor_21;1225666800000;1; 499 504 utlization;rack_1/BladeEnclosure_1/Node_6/Processor_21;1225677600000;1; 500 utlization;rack_1/BladeEnclosure_1/Node_6/Processor_21;1225684800000;0;501 505 utlization;rack_1/BladeEnclosure_1/Node_6/Processor_21;1225706400000;0; 502 mean: 0.45454545454545453506 mean: 1.0 503 507 utlization;rack_1/BladeEnclosure_1/Node_6/Processor_22;1225666800000;1; 504 508 utlization;rack_1/BladeEnclosure_1/Node_6/Processor_22;1225677600000;1; 505 utlization;rack_1/BladeEnclosure_1/Node_6/Processor_22;1225684800000;0;506 509 utlization;rack_1/BladeEnclosure_1/Node_6/Processor_22;1225706400000;0; 507 mean: 0.45454545454545453510 mean: 1.0 508 511 utlization;rack_1/BladeEnclosure_1/Node_6/Processor_23;1225666800000;1; 509 512 utlization;rack_1/BladeEnclosure_1/Node_6/Processor_23;1225677600000;1; 510 utlization;rack_1/BladeEnclosure_1/Node_6/Processor_23;1225684800000;0;511 513 utlization;rack_1/BladeEnclosure_1/Node_6/Processor_23;1225706400000;0; 512 mean: 0.45454545454545453514 mean: 1.0 513 515 utlization;rack_1/BladeEnclosure_1/Node_6/Processor_24;1225666800000;1; 514 516 utlization;rack_1/BladeEnclosure_1/Node_6/Processor_24;1225677600000;1; 515 utlization;rack_1/BladeEnclosure_1/Node_6/Processor_24;1225684800000;0;516 517 utlization;rack_1/BladeEnclosure_1/Node_6/Processor_24;1225706400000;0; 517 mean: 0.45454545454545453518 mean: 1.0 518 519 utlization;rack_1/BladeEnclosure_1/Node_7/Processor_25;1225666800000;1; 519 520 utlization;rack_1/BladeEnclosure_1/Node_7/Processor_25;1225681200000;0; … … 551 552 utlization;rack_1/BladeEnclosure_1/Node_9/Processor_33;1225674000000;0; 552 553 utlization;rack_1/BladeEnclosure_1/Node_9/Processor_33;1225675800000;1; 553 utlization;rack_1/BladeEnclosure_1/Node_9/Processor_33;122568 6600000;0;554 utlization;rack_1/BladeEnclosure_1/Node_9/Processor_33;1225683000000;0; 554 555 utlization;rack_1/BladeEnclosure_1/Node_9/Processor_33;1225706400000;0; 555 mean: 0. 45454545454545453556 mean: 0.36363636363636365 556 557 utlization;rack_1/BladeEnclosure_1/Node_9/Processor_34;1225666800000;1; 557 558 utlization;rack_1/BladeEnclosure_1/Node_9/Processor_34;1225674000000;0; 558 559 utlization;rack_1/BladeEnclosure_1/Node_9/Processor_34;1225675800000;1; 559 utlization;rack_1/BladeEnclosure_1/Node_9/Processor_34;122568 6600000;0;560 utlization;rack_1/BladeEnclosure_1/Node_9/Processor_34;1225683000000;0; 560 561 utlization;rack_1/BladeEnclosure_1/Node_9/Processor_34;1225706400000;0; 561 mean: 0. 45454545454545453562 mean: 0.36363636363636365 562 563 utlization;rack_1/BladeEnclosure_1/Node_9/Processor_35;1225666800000;1; 563 564 utlization;rack_1/BladeEnclosure_1/Node_9/Processor_35;1225674000000;0; 564 565 utlization;rack_1/BladeEnclosure_1/Node_9/Processor_35;1225675800000;1; 565 utlization;rack_1/BladeEnclosure_1/Node_9/Processor_35;122568 6600000;0;566 utlization;rack_1/BladeEnclosure_1/Node_9/Processor_35;1225683000000;0; 566 567 utlization;rack_1/BladeEnclosure_1/Node_9/Processor_35;1225706400000;0; 567 mean: 0. 45454545454545453568 mean: 0.36363636363636365 568 569 utlization;rack_1/BladeEnclosure_1/Node_9/Processor_36;1225666800000;1; 569 570 utlization;rack_1/BladeEnclosure_1/Node_9/Processor_36;1225674000000;0; 570 571 utlization;rack_1/BladeEnclosure_1/Node_9/Processor_36;1225675800000;1; 571 utlization;rack_1/BladeEnclosure_1/Node_9/Processor_36;122568 6600000;0;572 utlization;rack_1/BladeEnclosure_1/Node_9/Processor_36;1225683000000;0; 572 573 utlization;rack_1/BladeEnclosure_1/Node_9/Processor_36;1225706400000;0; 573 mean: 0. 45454545454545453574 mean: 0.36363636363636365 574 575 utlization;rack_1/BladeEnclosure_1/Node_10/Processor_37;1225666800000;1; 575 576 utlization;rack_1/BladeEnclosure_1/Node_10/Processor_37;1225677600000;1; 577 utlization;rack_1/BladeEnclosure_1/Node_10/Processor_37;1225684800000;0; 576 578 utlization;rack_1/BladeEnclosure_1/Node_10/Processor_37;1225706400000;0; 577 mean: 1.0579 mean: 0.45454545454545453 578 580 utlization;rack_1/BladeEnclosure_1/Node_10/Processor_38;1225666800000;1; 579 581 utlization;rack_1/BladeEnclosure_1/Node_10/Processor_38;1225677600000;1; 582 utlization;rack_1/BladeEnclosure_1/Node_10/Processor_38;1225684800000;0; 580 583 utlization;rack_1/BladeEnclosure_1/Node_10/Processor_38;1225706400000;0; 581 mean: 1.0584 mean: 0.45454545454545453 582 585 utlization;rack_1/BladeEnclosure_1/Node_10/Processor_39;1225666800000;1; 583 586 utlization;rack_1/BladeEnclosure_1/Node_10/Processor_39;1225677600000;1; 587 utlization;rack_1/BladeEnclosure_1/Node_10/Processor_39;1225684800000;0; 584 588 utlization;rack_1/BladeEnclosure_1/Node_10/Processor_39;1225706400000;0; 585 mean: 1.0589 mean: 0.45454545454545453 586 590 utlization;rack_1/BladeEnclosure_1/Node_10/Processor_40;1225666800000;1; 587 591 utlization;rack_1/BladeEnclosure_1/Node_10/Processor_40;1225677600000;1; 592 utlization;rack_1/BladeEnclosure_1/Node_10/Processor_40;1225684800000;0; 588 593 utlization;rack_1/BladeEnclosure_1/Node_10/Processor_40;1225706400000;0; 589 mean: 1.0594 mean: 0.45454545454545453 590 595 utlization;rack_1/BladeEnclosure_1/Node_11/Processor_41;1225666800000;1; 591 596 utlization;rack_1/BladeEnclosure_1/Node_11/Processor_41;1225681200000;0; … … 623 628 utlization;rack_1/BladeEnclosure_1/Node_13/Processor_49;1225674000000;0; 624 629 utlization;rack_1/BladeEnclosure_1/Node_13/Processor_49;1225675800000;1; 625 utlization;rack_1/BladeEnclosure_1/Node_13/Processor_49;122568 3000000;0;630 utlization;rack_1/BladeEnclosure_1/Node_13/Processor_49;1225686600000;0; 626 631 utlization;rack_1/BladeEnclosure_1/Node_13/Processor_49;1225706400000;0; 627 mean: 0. 36363636363636365632 mean: 0.45454545454545453 628 633 utlization;rack_1/BladeEnclosure_1/Node_13/Processor_50;1225666800000;1; 629 634 utlization;rack_1/BladeEnclosure_1/Node_13/Processor_50;1225674000000;0; 630 635 utlization;rack_1/BladeEnclosure_1/Node_13/Processor_50;1225675800000;1; 631 utlization;rack_1/BladeEnclosure_1/Node_13/Processor_50;122568 3000000;0;636 utlization;rack_1/BladeEnclosure_1/Node_13/Processor_50;1225686600000;0; 632 637 utlization;rack_1/BladeEnclosure_1/Node_13/Processor_50;1225706400000;0; 633 mean: 0. 36363636363636365638 mean: 0.45454545454545453 634 639 utlization;rack_1/BladeEnclosure_1/Node_13/Processor_51;1225666800000;1; 635 640 utlization;rack_1/BladeEnclosure_1/Node_13/Processor_51;1225674000000;0; 636 641 utlization;rack_1/BladeEnclosure_1/Node_13/Processor_51;1225675800000;1; 637 utlization;rack_1/BladeEnclosure_1/Node_13/Processor_51;122568 3000000;0;642 utlization;rack_1/BladeEnclosure_1/Node_13/Processor_51;1225686600000;0; 638 643 utlization;rack_1/BladeEnclosure_1/Node_13/Processor_51;1225706400000;0; 639 mean: 0. 36363636363636365644 mean: 0.45454545454545453 640 645 utlization;rack_1/BladeEnclosure_1/Node_13/Processor_52;1225666800000;1; 641 646 utlization;rack_1/BladeEnclosure_1/Node_13/Processor_52;1225674000000;0; 642 647 utlization;rack_1/BladeEnclosure_1/Node_13/Processor_52;1225675800000;1; 643 utlization;rack_1/BladeEnclosure_1/Node_13/Processor_52;122568 3000000;0;648 utlization;rack_1/BladeEnclosure_1/Node_13/Processor_52;1225686600000;0; 644 649 utlization;rack_1/BladeEnclosure_1/Node_13/Processor_52;1225706400000;0; 645 mean: 0. 36363636363636365650 mean: 0.45454545454545453 646 651 utlization;rack_1/BladeEnclosure_1/Node_14/Processor_53;1225666800000;0; 647 652 utlization;rack_1/BladeEnclosure_1/Node_14/Processor_53;1225668600000;1; … … 767 772 utlization;rack_1/BladeEnclosure_2/Node_20/Processor_77;1225670400000;1; 768 773 utlization;rack_1/BladeEnclosure_2/Node_20/Processor_77;1225677600000;1; 769 utlization;rack_1/BladeEnclosure_2/Node_20/Processor_77;12256 84800000;0;774 utlization;rack_1/BladeEnclosure_2/Node_20/Processor_77;1225699200000;0; 770 775 utlization;rack_1/BladeEnclosure_2/Node_20/Processor_77;1225706400000;0; 771 mean: 0. 36363636363636365776 mean: 0.7272727272727273 772 777 utlization;rack_1/BladeEnclosure_2/Node_20/Processor_78;1225666800000;0; 773 778 utlization;rack_1/BladeEnclosure_2/Node_20/Processor_78;1225670400000;1; 774 779 utlization;rack_1/BladeEnclosure_2/Node_20/Processor_78;1225677600000;1; 775 utlization;rack_1/BladeEnclosure_2/Node_20/Processor_78;12256 84800000;0;780 utlization;rack_1/BladeEnclosure_2/Node_20/Processor_78;1225699200000;0; 776 781 utlization;rack_1/BladeEnclosure_2/Node_20/Processor_78;1225706400000;0; 777 mean: 0. 36363636363636365782 mean: 0.7272727272727273 778 783 utlization;rack_1/BladeEnclosure_2/Node_20/Processor_79;1225666800000;0; 779 784 utlization;rack_1/BladeEnclosure_2/Node_20/Processor_79;1225670400000;1; 780 785 utlization;rack_1/BladeEnclosure_2/Node_20/Processor_79;1225677600000;1; 781 utlization;rack_1/BladeEnclosure_2/Node_20/Processor_79;12256 84800000;0;786 utlization;rack_1/BladeEnclosure_2/Node_20/Processor_79;1225699200000;0; 782 787 utlization;rack_1/BladeEnclosure_2/Node_20/Processor_79;1225706400000;0; 783 mean: 0. 36363636363636365788 mean: 0.7272727272727273 784 789 utlization;rack_1/BladeEnclosure_2/Node_20/Processor_80;1225666800000;0; 785 790 utlization;rack_1/BladeEnclosure_2/Node_20/Processor_80;1225670400000;1; 786 791 utlization;rack_1/BladeEnclosure_2/Node_20/Processor_80;1225677600000;1; 787 utlization;rack_1/BladeEnclosure_2/Node_20/Processor_80;12256 84800000;0;792 utlization;rack_1/BladeEnclosure_2/Node_20/Processor_80;1225699200000;0; 788 793 utlization;rack_1/BladeEnclosure_2/Node_20/Processor_80;1225706400000;0; 789 mean: 0. 36363636363636365794 mean: 0.7272727272727273 790 795 utlization;rack_1/BladeEnclosure_2/Node_21/Processor_81;1225666800000;0; 791 796 utlization;rack_1/BladeEnclosure_2/Node_21/Processor_81;1225670400000;1; 792 797 utlization;rack_1/BladeEnclosure_2/Node_21/Processor_81;1225677600000;1; 793 utlization;rack_1/BladeEnclosure_2/Node_21/Processor_81;1225699200000;0;794 798 utlization;rack_1/BladeEnclosure_2/Node_21/Processor_81;1225706400000;0; 795 mean: 0. 7272727272727273799 mean: 0.9090909090909092 796 800 utlization;rack_1/BladeEnclosure_2/Node_21/Processor_82;1225666800000;0; 797 801 utlization;rack_1/BladeEnclosure_2/Node_21/Processor_82;1225670400000;1; 798 802 utlization;rack_1/BladeEnclosure_2/Node_21/Processor_82;1225677600000;1; 799 utlization;rack_1/BladeEnclosure_2/Node_21/Processor_82;1225699200000;0;800 803 utlization;rack_1/BladeEnclosure_2/Node_21/Processor_82;1225706400000;0; 801 mean: 0. 7272727272727273804 mean: 0.9090909090909092 802 805 utlization;rack_1/BladeEnclosure_2/Node_21/Processor_83;1225666800000;0; 803 806 utlization;rack_1/BladeEnclosure_2/Node_21/Processor_83;1225670400000;1; 804 807 utlization;rack_1/BladeEnclosure_2/Node_21/Processor_83;1225677600000;1; 805 utlization;rack_1/BladeEnclosure_2/Node_21/Processor_83;1225699200000;0;806 808 utlization;rack_1/BladeEnclosure_2/Node_21/Processor_83;1225706400000;0; 807 mean: 0. 7272727272727273809 mean: 0.9090909090909092 808 810 utlization;rack_1/BladeEnclosure_2/Node_21/Processor_84;1225666800000;0; 809 811 utlization;rack_1/BladeEnclosure_2/Node_21/Processor_84;1225670400000;1; 810 812 utlization;rack_1/BladeEnclosure_2/Node_21/Processor_84;1225677600000;1; 811 utlization;rack_1/BladeEnclosure_2/Node_21/Processor_84;1225699200000;0;812 813 utlization;rack_1/BladeEnclosure_2/Node_21/Processor_84;1225706400000;0; 813 mean: 0. 7272727272727273814 mean: 0.9090909090909092 814 815 utlization;rack_1/BladeEnclosure_2/Node_22/Processor_85;1225666800000;0; 815 816 utlization;rack_1/BladeEnclosure_2/Node_22/Processor_85;1225670400000;1; … … 855 856 utlization;rack_1/BladeEnclosure_2/Node_24/Processor_93;1225670400000;1; 856 857 utlization;rack_1/BladeEnclosure_2/Node_24/Processor_93;1225677600000;1; 858 utlization;rack_1/BladeEnclosure_2/Node_24/Processor_93;1225684800000;0; 857 859 utlization;rack_1/BladeEnclosure_2/Node_24/Processor_93;1225706400000;0; 858 mean: 0. 9090909090909092860 mean: 0.36363636363636365 859 861 utlization;rack_1/BladeEnclosure_2/Node_24/Processor_94;1225666800000;0; 860 862 utlization;rack_1/BladeEnclosure_2/Node_24/Processor_94;1225670400000;1; 861 863 utlization;rack_1/BladeEnclosure_2/Node_24/Processor_94;1225677600000;1; 864 utlization;rack_1/BladeEnclosure_2/Node_24/Processor_94;1225684800000;0; 862 865 utlization;rack_1/BladeEnclosure_2/Node_24/Processor_94;1225706400000;0; 863 mean: 0. 9090909090909092866 mean: 0.36363636363636365 864 867 utlization;rack_1/BladeEnclosure_2/Node_24/Processor_95;1225666800000;0; 865 868 utlization;rack_1/BladeEnclosure_2/Node_24/Processor_95;1225670400000;1; 866 869 utlization;rack_1/BladeEnclosure_2/Node_24/Processor_95;1225677600000;1; 870 utlization;rack_1/BladeEnclosure_2/Node_24/Processor_95;1225684800000;0; 867 871 utlization;rack_1/BladeEnclosure_2/Node_24/Processor_95;1225706400000;0; 868 mean: 0. 9090909090909092872 mean: 0.36363636363636365 869 873 utlization;rack_1/BladeEnclosure_2/Node_24/Processor_96;1225666800000;0; 870 874 utlization;rack_1/BladeEnclosure_2/Node_24/Processor_96;1225670400000;1; 871 875 utlization;rack_1/BladeEnclosure_2/Node_24/Processor_96;1225677600000;1; 876 utlization;rack_1/BladeEnclosure_2/Node_24/Processor_96;1225684800000;0; 872 877 utlization;rack_1/BladeEnclosure_2/Node_24/Processor_96;1225706400000;0; 873 mean: 0. 9090909090909092878 mean: 0.36363636363636365 874 879 utlization;rack_1/BladeEnclosure_2/Node_25/Processor_97;1225666800000;0; 875 880 utlization;rack_1/BladeEnclosure_2/Node_25/Processor_97;1225670400000;1; … … 898 903 utlization;rack_1/BladeEnclosure_2/Node_26/Processor_101;1225666800000;0; 899 904 utlization;rack_1/BladeEnclosure_2/Node_26/Processor_101;1225675800000;1; 900 utlization;rack_1/BladeEnclosure_2/Node_26/Processor_101;122568 6600000;0;905 utlization;rack_1/BladeEnclosure_2/Node_26/Processor_101;1225683000000;0; 901 906 utlization;rack_1/BladeEnclosure_2/Node_26/Processor_101;1225706400000;0; 902 mean: 0. 2727272727272727907 mean: 0.18181818181818182 903 908 utlization;rack_1/BladeEnclosure_2/Node_26/Processor_102;1225666800000;0; 904 909 utlization;rack_1/BladeEnclosure_2/Node_26/Processor_102;1225675800000;1; 905 utlization;rack_1/BladeEnclosure_2/Node_26/Processor_102;122568 6600000;0;910 utlization;rack_1/BladeEnclosure_2/Node_26/Processor_102;1225683000000;0; 906 911 utlization;rack_1/BladeEnclosure_2/Node_26/Processor_102;1225706400000;0; 907 mean: 0. 2727272727272727912 mean: 0.18181818181818182 908 913 utlization;rack_1/BladeEnclosure_2/Node_26/Processor_103;1225666800000;0; 909 914 utlization;rack_1/BladeEnclosure_2/Node_26/Processor_103;1225675800000;1; 910 utlization;rack_1/BladeEnclosure_2/Node_26/Processor_103;122568 6600000;0;915 utlization;rack_1/BladeEnclosure_2/Node_26/Processor_103;1225683000000;0; 911 916 utlization;rack_1/BladeEnclosure_2/Node_26/Processor_103;1225706400000;0; 912 mean: 0. 2727272727272727917 mean: 0.18181818181818182 913 918 utlization;rack_1/BladeEnclosure_2/Node_26/Processor_104;1225666800000;0; 914 919 utlization;rack_1/BladeEnclosure_2/Node_26/Processor_104;1225675800000;1; 915 utlization;rack_1/BladeEnclosure_2/Node_26/Processor_104;122568 6600000;0;920 utlization;rack_1/BladeEnclosure_2/Node_26/Processor_104;1225683000000;0; 916 921 utlization;rack_1/BladeEnclosure_2/Node_26/Processor_104;1225706400000;0; 917 mean: 0. 2727272727272727922 mean: 0.18181818181818182 918 923 utlization;rack_1/BladeEnclosure_2/Node_27/Processor_105;1225666800000;0; 919 utlization;rack_1/BladeEnclosure_2/Node_27/Processor_105;122567 6400000;1;920 utlization;rack_1/BladeEnclosure_2/Node_27/Processor_105;12256 90800000;0;924 utlization;rack_1/BladeEnclosure_2/Node_27/Processor_105;1225675800000;1; 925 utlization;rack_1/BladeEnclosure_2/Node_27/Processor_105;1225686600000;0; 921 926 utlization;rack_1/BladeEnclosure_2/Node_27/Processor_105;1225706400000;0; 922 mean: 0. 36363636363636365927 mean: 0.2727272727272727 923 928 utlization;rack_1/BladeEnclosure_2/Node_27/Processor_106;1225666800000;0; 924 utlization;rack_1/BladeEnclosure_2/Node_27/Processor_106;122567 6400000;1;925 utlization;rack_1/BladeEnclosure_2/Node_27/Processor_106;12256 90800000;0;929 utlization;rack_1/BladeEnclosure_2/Node_27/Processor_106;1225675800000;1; 930 utlization;rack_1/BladeEnclosure_2/Node_27/Processor_106;1225686600000;0; 926 931 utlization;rack_1/BladeEnclosure_2/Node_27/Processor_106;1225706400000;0; 927 mean: 0. 36363636363636365932 mean: 0.2727272727272727 928 933 utlization;rack_1/BladeEnclosure_2/Node_27/Processor_107;1225666800000;0; 929 utlization;rack_1/BladeEnclosure_2/Node_27/Processor_107;122567 6400000;1;930 utlization;rack_1/BladeEnclosure_2/Node_27/Processor_107;12256 90800000;0;934 utlization;rack_1/BladeEnclosure_2/Node_27/Processor_107;1225675800000;1; 935 utlization;rack_1/BladeEnclosure_2/Node_27/Processor_107;1225686600000;0; 931 936 utlization;rack_1/BladeEnclosure_2/Node_27/Processor_107;1225706400000;0; 932 mean: 0. 36363636363636365937 mean: 0.2727272727272727 933 938 utlization;rack_1/BladeEnclosure_2/Node_27/Processor_108;1225666800000;0; 934 utlization;rack_1/BladeEnclosure_2/Node_27/Processor_108;122567 6400000;1;935 utlization;rack_1/BladeEnclosure_2/Node_27/Processor_108;12256 90800000;0;939 utlization;rack_1/BladeEnclosure_2/Node_27/Processor_108;1225675800000;1; 940 utlization;rack_1/BladeEnclosure_2/Node_27/Processor_108;1225686600000;0; 936 941 utlization;rack_1/BladeEnclosure_2/Node_27/Processor_108;1225706400000;0; 937 mean: 0. 36363636363636365942 mean: 0.2727272727272727 938 943 utlization;rack_1/BladeEnclosure_2/Node_28/Processor_109;1225666800000;0; 939 944 utlization;rack_1/BladeEnclosure_2/Node_28/Processor_109;1225676400000;1; … … 957 962 mean: 0.36363636363636365 958 963 utlization;rack_1/BladeEnclosure_3/Node_29/Processor_113;1225666800000;0; 959 utlization;rack_1/BladeEnclosure_3/Node_29/Processor_113;122567 8400000;1;960 utlization;rack_1/BladeEnclosure_3/Node_29/Processor_113;1225 703600000;0;964 utlization;rack_1/BladeEnclosure_3/Node_29/Processor_113;1225676400000;1; 965 utlization;rack_1/BladeEnclosure_3/Node_29/Processor_113;1225690800000;0; 961 966 utlization;rack_1/BladeEnclosure_3/Node_29/Processor_113;1225706400000;0; 962 mean: 0. 6363636363636364967 mean: 0.36363636363636365 963 968 utlization;rack_1/BladeEnclosure_3/Node_29/Processor_114;1225666800000;0; 964 utlization;rack_1/BladeEnclosure_3/Node_29/Processor_114;122567 8400000;1;965 utlization;rack_1/BladeEnclosure_3/Node_29/Processor_114;1225 703600000;0;969 utlization;rack_1/BladeEnclosure_3/Node_29/Processor_114;1225676400000;1; 970 utlization;rack_1/BladeEnclosure_3/Node_29/Processor_114;1225690800000;0; 966 971 utlization;rack_1/BladeEnclosure_3/Node_29/Processor_114;1225706400000;0; 967 mean: 0. 6363636363636364972 mean: 0.36363636363636365 968 973 utlization;rack_1/BladeEnclosure_3/Node_29/Processor_115;1225666800000;0; 969 utlization;rack_1/BladeEnclosure_3/Node_29/Processor_115;122567 8400000;1;970 utlization;rack_1/BladeEnclosure_3/Node_29/Processor_115;1225 703600000;0;974 utlization;rack_1/BladeEnclosure_3/Node_29/Processor_115;1225676400000;1; 975 utlization;rack_1/BladeEnclosure_3/Node_29/Processor_115;1225690800000;0; 971 976 utlization;rack_1/BladeEnclosure_3/Node_29/Processor_115;1225706400000;0; 972 mean: 0. 6363636363636364977 mean: 0.36363636363636365 973 978 utlization;rack_1/BladeEnclosure_3/Node_29/Processor_116;1225666800000;0; 974 utlization;rack_1/BladeEnclosure_3/Node_29/Processor_116;122567 8400000;1;975 utlization;rack_1/BladeEnclosure_3/Node_29/Processor_116;1225 703600000;0;979 utlization;rack_1/BladeEnclosure_3/Node_29/Processor_116;1225676400000;1; 980 utlization;rack_1/BladeEnclosure_3/Node_29/Processor_116;1225690800000;0; 976 981 utlization;rack_1/BladeEnclosure_3/Node_29/Processor_116;1225706400000;0; 977 mean: 0. 6363636363636364982 mean: 0.36363636363636365 978 983 utlization;rack_1/BladeEnclosure_3/Node_30/Processor_117;1225666800000;0; 979 984 utlization;rack_1/BladeEnclosure_3/Node_30/Processor_117;1225678400000;1; 980 utlization;rack_1/BladeEnclosure_3/Node_30/Processor_117;1225 692800000;0;985 utlization;rack_1/BladeEnclosure_3/Node_30/Processor_117;1225703600000;0; 981 986 utlization;rack_1/BladeEnclosure_3/Node_30/Processor_117;1225706400000;0; 982 mean: 0. 36363636363636365987 mean: 0.6363636363636364 983 988 utlization;rack_1/BladeEnclosure_3/Node_30/Processor_118;1225666800000;0; 984 989 utlization;rack_1/BladeEnclosure_3/Node_30/Processor_118;1225678400000;1; 985 utlization;rack_1/BladeEnclosure_3/Node_30/Processor_118;1225 692800000;0;990 utlization;rack_1/BladeEnclosure_3/Node_30/Processor_118;1225703600000;0; 986 991 utlization;rack_1/BladeEnclosure_3/Node_30/Processor_118;1225706400000;0; 987 mean: 0. 36363636363636365992 mean: 0.6363636363636364 988 993 utlization;rack_1/BladeEnclosure_3/Node_30/Processor_119;1225666800000;0; 989 994 utlization;rack_1/BladeEnclosure_3/Node_30/Processor_119;1225678400000;1; 990 utlization;rack_1/BladeEnclosure_3/Node_30/Processor_119;1225 692800000;0;995 utlization;rack_1/BladeEnclosure_3/Node_30/Processor_119;1225703600000;0; 991 996 utlization;rack_1/BladeEnclosure_3/Node_30/Processor_119;1225706400000;0; 992 mean: 0. 36363636363636365997 mean: 0.6363636363636364 993 998 utlization;rack_1/BladeEnclosure_3/Node_30/Processor_120;1225666800000;0; 994 999 utlization;rack_1/BladeEnclosure_3/Node_30/Processor_120;1225678400000;1; 995 utlization;rack_1/BladeEnclosure_3/Node_30/Processor_120;1225 692800000;0;1000 utlization;rack_1/BladeEnclosure_3/Node_30/Processor_120;1225703600000;0; 996 1001 utlization;rack_1/BladeEnclosure_3/Node_30/Processor_120;1225706400000;0; 997 mean: 0. 363636363636363651002 mean: 0.6363636363636364 998 1003 utlization;rack_1/BladeEnclosure_3/Node_31/Processor_121;1225666800000;0; 999 1004 utlization;rack_1/BladeEnclosure_3/Node_31/Processor_121;1225678400000;1; 1000 utlization;rack_1/BladeEnclosure_3/Node_31/Processor_121;12256 85600000;0;1005 utlization;rack_1/BladeEnclosure_3/Node_31/Processor_121;1225692800000;0; 1001 1006 utlization;rack_1/BladeEnclosure_3/Node_31/Processor_121;1225706400000;0; 1002 mean: 0. 181818181818181821007 mean: 0.36363636363636365 1003 1008 utlization;rack_1/BladeEnclosure_3/Node_31/Processor_122;1225666800000;0; 1004 1009 utlization;rack_1/BladeEnclosure_3/Node_31/Processor_122;1225678400000;1; 1005 utlization;rack_1/BladeEnclosure_3/Node_31/Processor_122;12256 85600000;0;1010 utlization;rack_1/BladeEnclosure_3/Node_31/Processor_122;1225692800000;0; 1006 1011 utlization;rack_1/BladeEnclosure_3/Node_31/Processor_122;1225706400000;0; 1007 mean: 0. 181818181818181821012 mean: 0.36363636363636365 1008 1013 utlization;rack_1/BladeEnclosure_3/Node_31/Processor_123;1225666800000;0; 1009 1014 utlization;rack_1/BladeEnclosure_3/Node_31/Processor_123;1225678400000;1; 1010 utlization;rack_1/BladeEnclosure_3/Node_31/Processor_123;12256 85600000;0;1015 utlization;rack_1/BladeEnclosure_3/Node_31/Processor_123;1225692800000;0; 1011 1016 utlization;rack_1/BladeEnclosure_3/Node_31/Processor_123;1225706400000;0; 1012 mean: 0. 181818181818181821017 mean: 0.36363636363636365 1013 1018 utlization;rack_1/BladeEnclosure_3/Node_31/Processor_124;1225666800000;0; 1014 1019 utlization;rack_1/BladeEnclosure_3/Node_31/Processor_124;1225678400000;1; 1015 utlization;rack_1/BladeEnclosure_3/Node_31/Processor_124;12256 85600000;0;1020 utlization;rack_1/BladeEnclosure_3/Node_31/Processor_124;1225692800000;0; 1016 1021 utlization;rack_1/BladeEnclosure_3/Node_31/Processor_124;1225706400000;0; 1017 mean: 0. 181818181818181821022 mean: 0.36363636363636365 1018 1023 utlization;rack_1/BladeEnclosure_3/Node_32/Processor_125;1225666800000;0; 1019 1024 utlization;rack_1/BladeEnclosure_3/Node_32/Processor_125;1225678400000;1; 1020 utlization;rack_1/BladeEnclosure_3/Node_32/Processor_125;1225 703600000;0;1025 utlization;rack_1/BladeEnclosure_3/Node_32/Processor_125;1225685600000;0; 1021 1026 utlization;rack_1/BladeEnclosure_3/Node_32/Processor_125;1225706400000;0; 1022 mean: 0. 63636363636363641027 mean: 0.18181818181818182 1023 1028 utlization;rack_1/BladeEnclosure_3/Node_32/Processor_126;1225666800000;0; 1024 1029 utlization;rack_1/BladeEnclosure_3/Node_32/Processor_126;1225678400000;1; 1025 utlization;rack_1/BladeEnclosure_3/Node_32/Processor_126;1225 703600000;0;1030 utlization;rack_1/BladeEnclosure_3/Node_32/Processor_126;1225685600000;0; 1026 1031 utlization;rack_1/BladeEnclosure_3/Node_32/Processor_126;1225706400000;0; 1027 mean: 0. 63636363636363641032 mean: 0.18181818181818182 1028 1033 utlization;rack_1/BladeEnclosure_3/Node_32/Processor_127;1225666800000;0; 1029 1034 utlization;rack_1/BladeEnclosure_3/Node_32/Processor_127;1225678400000;1; 1030 utlization;rack_1/BladeEnclosure_3/Node_32/Processor_127;1225 703600000;0;1035 utlization;rack_1/BladeEnclosure_3/Node_32/Processor_127;1225685600000;0; 1031 1036 utlization;rack_1/BladeEnclosure_3/Node_32/Processor_127;1225706400000;0; 1032 mean: 0. 63636363636363641037 mean: 0.18181818181818182 1033 1038 utlization;rack_1/BladeEnclosure_3/Node_32/Processor_128;1225666800000;0; 1034 1039 utlization;rack_1/BladeEnclosure_3/Node_32/Processor_128;1225678400000;1; 1035 utlization;rack_1/BladeEnclosure_3/Node_32/Processor_128;1225 703600000;0;1040 utlization;rack_1/BladeEnclosure_3/Node_32/Processor_128;1225685600000;0; 1036 1041 utlization;rack_1/BladeEnclosure_3/Node_32/Processor_128;1225706400000;0; 1037 mean: 0. 63636363636363641042 mean: 0.18181818181818182 1038 1043 utlization;rack_1/BladeEnclosure_3/Node_33/Processor_129;1225666800000;0; 1039 1044 utlization;rack_1/BladeEnclosure_3/Node_33/Processor_129;1225678400000;1; 1040 utlization;rack_1/BladeEnclosure_3/Node_33/Processor_129;1225 692800000;0;1045 utlization;rack_1/BladeEnclosure_3/Node_33/Processor_129;1225703600000;0; 1041 1046 utlization;rack_1/BladeEnclosure_3/Node_33/Processor_129;1225706400000;0; 1042 mean: 0. 363636363636363651047 mean: 0.6363636363636364 1043 1048 utlization;rack_1/BladeEnclosure_3/Node_33/Processor_130;1225666800000;0; 1044 1049 utlization;rack_1/BladeEnclosure_3/Node_33/Processor_130;1225678400000;1; 1045 utlization;rack_1/BladeEnclosure_3/Node_33/Processor_130;1225 692800000;0;1050 utlization;rack_1/BladeEnclosure_3/Node_33/Processor_130;1225703600000;0; 1046 1051 utlization;rack_1/BladeEnclosure_3/Node_33/Processor_130;1225706400000;0; 1047 mean: 0. 363636363636363651052 mean: 0.6363636363636364 1048 1053 utlization;rack_1/BladeEnclosure_3/Node_33/Processor_131;1225666800000;0; 1049 1054 utlization;rack_1/BladeEnclosure_3/Node_33/Processor_131;1225678400000;1; 1050 utlization;rack_1/BladeEnclosure_3/Node_33/Processor_131;1225 692800000;0;1055 utlization;rack_1/BladeEnclosure_3/Node_33/Processor_131;1225703600000;0; 1051 1056 utlization;rack_1/BladeEnclosure_3/Node_33/Processor_131;1225706400000;0; 1052 mean: 0. 363636363636363651057 mean: 0.6363636363636364 1053 1058 utlization;rack_1/BladeEnclosure_3/Node_33/Processor_132;1225666800000;0; 1054 1059 utlization;rack_1/BladeEnclosure_3/Node_33/Processor_132;1225678400000;1; 1055 utlization;rack_1/BladeEnclosure_3/Node_33/Processor_132;1225 692800000;0;1060 utlization;rack_1/BladeEnclosure_3/Node_33/Processor_132;1225703600000;0; 1056 1061 utlization;rack_1/BladeEnclosure_3/Node_33/Processor_132;1225706400000;0; 1057 mean: 0. 363636363636363651062 mean: 0.6363636363636364 1058 1063 utlization;rack_1/BladeEnclosure_3/Node_34/Processor_133;1225666800000;0; 1059 1064 utlization;rack_1/BladeEnclosure_3/Node_34/Processor_133;1225678400000;1; 1060 utlization;rack_1/BladeEnclosure_3/Node_34/Processor_133;12256 89200000;0;1065 utlization;rack_1/BladeEnclosure_3/Node_34/Processor_133;1225692800000;0; 1061 1066 utlization;rack_1/BladeEnclosure_3/Node_34/Processor_133;1225706400000;0; 1062 mean: 0. 27272727272727271067 mean: 0.36363636363636365 1063 1068 utlization;rack_1/BladeEnclosure_3/Node_34/Processor_134;1225666800000;0; 1064 1069 utlization;rack_1/BladeEnclosure_3/Node_34/Processor_134;1225678400000;1; 1065 utlization;rack_1/BladeEnclosure_3/Node_34/Processor_134;12256 89200000;0;1070 utlization;rack_1/BladeEnclosure_3/Node_34/Processor_134;1225692800000;0; 1066 1071 utlization;rack_1/BladeEnclosure_3/Node_34/Processor_134;1225706400000;0; 1067 mean: 0. 27272727272727271072 mean: 0.36363636363636365 1068 1073 utlization;rack_1/BladeEnclosure_3/Node_34/Processor_135;1225666800000;0; 1069 1074 utlization;rack_1/BladeEnclosure_3/Node_34/Processor_135;1225678400000;1; 1070 utlization;rack_1/BladeEnclosure_3/Node_34/Processor_135;12256 89200000;0;1075 utlization;rack_1/BladeEnclosure_3/Node_34/Processor_135;1225692800000;0; 1071 1076 utlization;rack_1/BladeEnclosure_3/Node_34/Processor_135;1225706400000;0; 1072 mean: 0. 27272727272727271077 mean: 0.36363636363636365 1073 1078 utlization;rack_1/BladeEnclosure_3/Node_34/Processor_136;1225666800000;0; 1074 1079 utlization;rack_1/BladeEnclosure_3/Node_34/Processor_136;1225678400000;1; 1075 utlization;rack_1/BladeEnclosure_3/Node_34/Processor_136;12256 89200000;0;1080 utlization;rack_1/BladeEnclosure_3/Node_34/Processor_136;1225692800000;0; 1076 1081 utlization;rack_1/BladeEnclosure_3/Node_34/Processor_136;1225706400000;0; 1077 mean: 0. 27272727272727271082 mean: 0.36363636363636365 1078 1083 utlization;rack_1/BladeEnclosure_3/Node_35/Processor_137;1225666800000;0; 1079 utlization;rack_1/BladeEnclosure_3/Node_35/Processor_137;122567 9000000;1;1080 utlization;rack_1/BladeEnclosure_3/Node_35/Processor_137;1225 704200000;0;1084 utlization;rack_1/BladeEnclosure_3/Node_35/Processor_137;1225678400000;1; 1085 utlization;rack_1/BladeEnclosure_3/Node_35/Processor_137;1225689200000;0; 1081 1086 utlization;rack_1/BladeEnclosure_3/Node_35/Processor_137;1225706400000;0; 1082 mean: 0. 63636363636363641087 mean: 0.2727272727272727 1083 1088 utlization;rack_1/BladeEnclosure_3/Node_35/Processor_138;1225666800000;0; 1084 utlization;rack_1/BladeEnclosure_3/Node_35/Processor_138;122567 9000000;1;1085 utlization;rack_1/BladeEnclosure_3/Node_35/Processor_138;1225 704200000;0;1089 utlization;rack_1/BladeEnclosure_3/Node_35/Processor_138;1225678400000;1; 1090 utlization;rack_1/BladeEnclosure_3/Node_35/Processor_138;1225689200000;0; 1086 1091 utlization;rack_1/BladeEnclosure_3/Node_35/Processor_138;1225706400000;0; 1087 mean: 0. 63636363636363641092 mean: 0.2727272727272727 1088 1093 utlization;rack_1/BladeEnclosure_3/Node_35/Processor_139;1225666800000;0; 1089 utlization;rack_1/BladeEnclosure_3/Node_35/Processor_139;122567 9000000;1;1090 utlization;rack_1/BladeEnclosure_3/Node_35/Processor_139;1225 704200000;0;1094 utlization;rack_1/BladeEnclosure_3/Node_35/Processor_139;1225678400000;1; 1095 utlization;rack_1/BladeEnclosure_3/Node_35/Processor_139;1225689200000;0; 1091 1096 utlization;rack_1/BladeEnclosure_3/Node_35/Processor_139;1225706400000;0; 1092 mean: 0. 63636363636363641097 mean: 0.2727272727272727 1093 1098 utlization;rack_1/BladeEnclosure_3/Node_35/Processor_140;1225666800000;0; 1094 utlization;rack_1/BladeEnclosure_3/Node_35/Processor_140;122567 9000000;1;1095 utlization;rack_1/BladeEnclosure_3/Node_35/Processor_140;1225 704200000;0;1099 utlization;rack_1/BladeEnclosure_3/Node_35/Processor_140;1225678400000;1; 1100 utlization;rack_1/BladeEnclosure_3/Node_35/Processor_140;1225689200000;0; 1096 1101 utlization;rack_1/BladeEnclosure_3/Node_35/Processor_140;1225706400000;0; 1097 mean: 0. 63636363636363641102 mean: 0.2727272727272727 1098 1103 utlization;rack_1/BladeEnclosure_3/Node_36/Processor_141;1225666800000;0; 1099 1104 utlization;rack_1/BladeEnclosure_3/Node_36/Processor_141;1225679000000;1; 1100 utlization;rack_1/BladeEnclosure_3/Node_36/Processor_141;1225 686200000;0;1105 utlization;rack_1/BladeEnclosure_3/Node_36/Processor_141;1225704200000;0; 1101 1106 utlization;rack_1/BladeEnclosure_3/Node_36/Processor_141;1225706400000;0; 1102 mean: 0. 181818181818181821107 mean: 0.6363636363636364 1103 1108 utlization;rack_1/BladeEnclosure_3/Node_36/Processor_142;1225666800000;0; 1104 1109 utlization;rack_1/BladeEnclosure_3/Node_36/Processor_142;1225679000000;1; 1105 utlization;rack_1/BladeEnclosure_3/Node_36/Processor_142;1225 686200000;0;1110 utlization;rack_1/BladeEnclosure_3/Node_36/Processor_142;1225704200000;0; 1106 1111 utlization;rack_1/BladeEnclosure_3/Node_36/Processor_142;1225706400000;0; 1107 mean: 0. 181818181818181821112 mean: 0.6363636363636364 1108 1113 utlization;rack_1/BladeEnclosure_3/Node_36/Processor_143;1225666800000;0; 1109 1114 utlization;rack_1/BladeEnclosure_3/Node_36/Processor_143;1225679000000;1; 1110 utlization;rack_1/BladeEnclosure_3/Node_36/Processor_143;1225 686200000;0;1115 utlization;rack_1/BladeEnclosure_3/Node_36/Processor_143;1225704200000;0; 1111 1116 utlization;rack_1/BladeEnclosure_3/Node_36/Processor_143;1225706400000;0; 1112 mean: 0. 181818181818181821117 mean: 0.6363636363636364 1113 1118 utlization;rack_1/BladeEnclosure_3/Node_36/Processor_144;1225666800000;0; 1114 1119 utlization;rack_1/BladeEnclosure_3/Node_36/Processor_144;1225679000000;1; 1115 utlization;rack_1/BladeEnclosure_3/Node_36/Processor_144;1225 686200000;0;1120 utlization;rack_1/BladeEnclosure_3/Node_36/Processor_144;1225704200000;0; 1116 1121 utlization;rack_1/BladeEnclosure_3/Node_36/Processor_144;1225706400000;0; 1117 mean: 0. 181818181818181821122 mean: 0.6363636363636364 1118 1123 utlization;rack_1/BladeEnclosure_3/Node_37/Processor_145;1225666800000;0; 1119 1124 utlization;rack_1/BladeEnclosure_3/Node_37/Processor_145;1225679000000;1; 1120 utlization;rack_1/BladeEnclosure_3/Node_37/Processor_145;122568 9800000;0;1125 utlization;rack_1/BladeEnclosure_3/Node_37/Processor_145;1225686200000;0; 1121 1126 utlization;rack_1/BladeEnclosure_3/Node_37/Processor_145;1225706400000;0; 1122 mean: 0. 27272727272727271127 mean: 0.18181818181818182 1123 1128 utlization;rack_1/BladeEnclosure_3/Node_37/Processor_146;1225666800000;0; 1124 1129 utlization;rack_1/BladeEnclosure_3/Node_37/Processor_146;1225679000000;1; 1125 utlization;rack_1/BladeEnclosure_3/Node_37/Processor_146;122568 9800000;0;1130 utlization;rack_1/BladeEnclosure_3/Node_37/Processor_146;1225686200000;0; 1126 1131 utlization;rack_1/BladeEnclosure_3/Node_37/Processor_146;1225706400000;0; 1127 mean: 0. 27272727272727271132 mean: 0.18181818181818182 1128 1133 utlization;rack_1/BladeEnclosure_3/Node_37/Processor_147;1225666800000;0; 1129 1134 utlization;rack_1/BladeEnclosure_3/Node_37/Processor_147;1225679000000;1; 1130 utlization;rack_1/BladeEnclosure_3/Node_37/Processor_147;122568 9800000;0;1135 utlization;rack_1/BladeEnclosure_3/Node_37/Processor_147;1225686200000;0; 1131 1136 utlization;rack_1/BladeEnclosure_3/Node_37/Processor_147;1225706400000;0; 1132 mean: 0. 27272727272727271137 mean: 0.18181818181818182 1133 1138 utlization;rack_1/BladeEnclosure_3/Node_37/Processor_148;1225666800000;0; 1134 1139 utlization;rack_1/BladeEnclosure_3/Node_37/Processor_148;1225679000000;1; 1135 utlization;rack_1/BladeEnclosure_3/Node_37/Processor_148;122568 9800000;0;1140 utlization;rack_1/BladeEnclosure_3/Node_37/Processor_148;1225686200000;0; 1136 1141 utlization;rack_1/BladeEnclosure_3/Node_37/Processor_148;1225706400000;0; 1137 mean: 0. 27272727272727271142 mean: 0.18181818181818182 1138 1143 utlization;rack_1/BladeEnclosure_3/Node_38/Processor_149;1225666800000;0; 1144 utlization;rack_1/BladeEnclosure_3/Node_38/Processor_149;1225679000000;1; 1145 utlization;rack_1/BladeEnclosure_3/Node_38/Processor_149;1225689800000;0; 1139 1146 utlization;rack_1/BladeEnclosure_3/Node_38/Processor_149;1225706400000;0; 1140 mean: 0. 01147 mean: 0.2727272727272727 1141 1148 utlization;rack_1/BladeEnclosure_3/Node_38/Processor_150;1225666800000;0; 1149 utlization;rack_1/BladeEnclosure_3/Node_38/Processor_150;1225679000000;1; 1150 utlization;rack_1/BladeEnclosure_3/Node_38/Processor_150;1225689800000;0; 1142 1151 utlization;rack_1/BladeEnclosure_3/Node_38/Processor_150;1225706400000;0; 1143 mean: 0. 01152 mean: 0.2727272727272727 1144 1153 utlization;rack_1/BladeEnclosure_3/Node_38/Processor_151;1225666800000;0; 1154 utlization;rack_1/BladeEnclosure_3/Node_38/Processor_151;1225679000000;1; 1155 utlization;rack_1/BladeEnclosure_3/Node_38/Processor_151;1225689800000;0; 1145 1156 utlization;rack_1/BladeEnclosure_3/Node_38/Processor_151;1225706400000;0; 1146 mean: 0. 01157 mean: 0.2727272727272727 1147 1158 utlization;rack_1/BladeEnclosure_3/Node_38/Processor_152;1225666800000;0; 1159 utlization;rack_1/BladeEnclosure_3/Node_38/Processor_152;1225679000000;1; 1160 utlization;rack_1/BladeEnclosure_3/Node_38/Processor_152;1225689800000;0; 1148 1161 utlization;rack_1/BladeEnclosure_3/Node_38/Processor_152;1225706400000;0; 1149 mean: 0. 01162 mean: 0.2727272727272727 1150 1163 utlization;rack_1/BladeEnclosure_3/Node_39/Processor_153;1225666800000;0; 1151 1164 utlization;rack_1/BladeEnclosure_3/Node_39/Processor_153;1225706400000;0; -
DCWoRMS/branches/coolemall/example/airflowEstimation_result/Stats_Simulation_1_ResourceUtilization.txt
r1476 r1559 3 3 utlization;rack_1;1225670400000;0.298; 4 4 utlization;rack_1;1225674000000;0.274; 5 utlization;rack_1;1225675800000;0.3 1;6 utlization;rack_1;1225676400000;0.3 33;7 utlization;rack_1;1225678400000;0.4 05;8 utlization;rack_1;1225679000000;0.4 4;9 utlization;rack_1;1225681200000;0.3 57;5 utlization;rack_1;1225675800000;0.321; 6 utlization;rack_1;1225676400000;0.345; 7 utlization;rack_1;1225678400000;0.417; 8 utlization;rack_1;1225679000000;0.452; 9 utlization;rack_1;1225681200000;0.369; 10 10 utlization;rack_1;1225683000000;0.345; 11 11 utlization;rack_1;1225684800000;0.286; … … 24 24 utlization;rack_1;1225704200000;0.024; 25 25 utlization;rack_1;1225706400000;0; 26 mean: 0.2 099567099567099526 mean: 0.2121212121212121 27 27 utlization;rack_1/BladeEnclosure_1;1225666800000;0.929; 28 28 utlization;rack_1/BladeEnclosure_1;1225668600000;1; … … 40 40 utlization;rack_1/BladeEnclosure_2;1225668600000;0.214; 41 41 utlization;rack_1/BladeEnclosure_2;1225670400000;0.786; 42 utlization;rack_1/BladeEnclosure_2;1225675800000;0. 857;42 utlization;rack_1/BladeEnclosure_2;1225675800000;0.929; 43 43 utlization;rack_1/BladeEnclosure_2;1225676400000;1; 44 44 utlization;rack_1/BladeEnclosure_2;1225681200000;0.857; 45 utlization;rack_1/BladeEnclosure_2;1225684800000;0.643; 46 utlization;rack_1/BladeEnclosure_2;1225686600000;0.571; 47 utlization;rack_1/BladeEnclosure_2;1225690200000;0.5; 45 utlization;rack_1/BladeEnclosure_2;1225683000000;0.786; 46 utlization;rack_1/BladeEnclosure_2;1225684800000;0.571; 47 utlization;rack_1/BladeEnclosure_2;1225686600000;0.5; 48 utlization;rack_1/BladeEnclosure_2;1225690200000;0.429; 48 49 utlization;rack_1/BladeEnclosure_2;1225690800000;0.357; 49 50 utlization;rack_1/BladeEnclosure_2;1225693800000;0.214; 50 51 utlization;rack_1/BladeEnclosure_2;1225699200000;0.071; 51 52 utlization;rack_1/BladeEnclosure_2;1225706400000;0; 52 mean: 0.4 870129870129869553 mean: 0.474025974025974 53 54 utlization;rack_1/BladeEnclosure_3;1225666800000;0; 54 utlization;rack_1/BladeEnclosure_3;1225678400000;0.429; 55 utlization;rack_1/BladeEnclosure_3;1225679000000;0.643; 56 utlization;rack_1/BladeEnclosure_3;1225685600000;0.571; 57 utlization;rack_1/BladeEnclosure_3;1225686200000;0.5; 58 utlization;rack_1/BladeEnclosure_3;1225689200000;0.429; 59 utlization;rack_1/BladeEnclosure_3;1225689800000;0.357; 55 utlization;rack_1/BladeEnclosure_3;1225676400000;0.071; 56 utlization;rack_1/BladeEnclosure_3;1225678400000;0.5; 57 utlization;rack_1/BladeEnclosure_3;1225679000000;0.714; 58 utlization;rack_1/BladeEnclosure_3;1225685600000;0.643; 59 utlization;rack_1/BladeEnclosure_3;1225686200000;0.571; 60 utlization;rack_1/BladeEnclosure_3;1225689200000;0.5; 61 utlization;rack_1/BladeEnclosure_3;1225689800000;0.429; 62 utlization;rack_1/BladeEnclosure_3;1225690800000;0.357; 60 63 utlization;rack_1/BladeEnclosure_3;1225692800000;0.214; 61 64 utlization;rack_1/BladeEnclosure_3;1225703600000;0.071; 62 65 utlization;rack_1/BladeEnclosure_3;1225704200000;0; 63 66 utlization;rack_1/BladeEnclosure_3;1225706400000;0; 64 mean: 0.2 53246753246753267 mean: 0.2792207792207792 65 68 utlization;rack_1/BladeEnclosure_4;1225666800000;0; 66 69 utlization;rack_1/BladeEnclosure_4;1225706400000;0; … … 93 96 mean: 0.45454545454545453 94 97 utlization;rack_1/BladeEnclosure_1/Node_6;1225666800000;1; 95 utlization;rack_1/BladeEnclosure_1/Node_6;1225684800000;0;96 98 utlization;rack_1/BladeEnclosure_1/Node_6;1225706400000;0; 97 mean: 0.4545454545454545399 mean: 1.0 98 100 utlization;rack_1/BladeEnclosure_1/Node_7;1225666800000;1; 99 101 utlization;rack_1/BladeEnclosure_1/Node_7;1225681200000;0; … … 107 109 utlization;rack_1/BladeEnclosure_1/Node_9;1225674000000;0; 108 110 utlization;rack_1/BladeEnclosure_1/Node_9;1225675800000;1; 109 utlization;rack_1/BladeEnclosure_1/Node_9;122568 6600000;0;111 utlization;rack_1/BladeEnclosure_1/Node_9;1225683000000;0; 110 112 utlization;rack_1/BladeEnclosure_1/Node_9;1225706400000;0; 113 mean: 0.36363636363636365 114 utlization;rack_1/BladeEnclosure_1/Node_10;1225666800000;1; 115 utlization;rack_1/BladeEnclosure_1/Node_10;1225684800000;0; 116 utlization;rack_1/BladeEnclosure_1/Node_10;1225706400000;0; 111 117 mean: 0.45454545454545453 112 utlization;rack_1/BladeEnclosure_1/Node_10;1225666800000;1;113 utlization;rack_1/BladeEnclosure_1/Node_10;1225706400000;0;114 mean: 1.0115 118 utlization;rack_1/BladeEnclosure_1/Node_11;1225666800000;1; 116 119 utlization;rack_1/BladeEnclosure_1/Node_11;1225681200000;0; … … 124 127 utlization;rack_1/BladeEnclosure_1/Node_13;1225674000000;0; 125 128 utlization;rack_1/BladeEnclosure_1/Node_13;1225675800000;1; 126 utlization;rack_1/BladeEnclosure_1/Node_13;122568 3000000;0;129 utlization;rack_1/BladeEnclosure_1/Node_13;1225686600000;0; 127 130 utlization;rack_1/BladeEnclosure_1/Node_13;1225706400000;0; 128 mean: 0. 36363636363636365131 mean: 0.45454545454545453 129 132 utlization;rack_1/BladeEnclosure_1/Node_14;1225666800000;0; 130 133 utlization;rack_1/BladeEnclosure_1/Node_14;1225668600000;1; … … 159 162 utlization;rack_1/BladeEnclosure_2/Node_20;1225666800000;0; 160 163 utlization;rack_1/BladeEnclosure_2/Node_20;1225670400000;1; 161 utlization;rack_1/BladeEnclosure_2/Node_20;12256 84800000;0;164 utlization;rack_1/BladeEnclosure_2/Node_20;1225699200000;0; 162 165 utlization;rack_1/BladeEnclosure_2/Node_20;1225706400000;0; 163 mean: 0. 36363636363636365166 mean: 0.7272727272727273 164 167 utlization;rack_1/BladeEnclosure_2/Node_21;1225666800000;0; 165 168 utlization;rack_1/BladeEnclosure_2/Node_21;1225670400000;1; 166 utlization;rack_1/BladeEnclosure_2/Node_21;1225699200000;0;167 169 utlization;rack_1/BladeEnclosure_2/Node_21;1225706400000;0; 168 mean: 0. 7272727272727273170 mean: 0.9090909090909091 169 171 utlization;rack_1/BladeEnclosure_2/Node_22;1225666800000;0; 170 172 utlization;rack_1/BladeEnclosure_2/Node_22;1225670400000;1; … … 179 181 utlization;rack_1/BladeEnclosure_2/Node_24;1225666800000;0; 180 182 utlization;rack_1/BladeEnclosure_2/Node_24;1225670400000;1; 183 utlization;rack_1/BladeEnclosure_2/Node_24;1225684800000;0; 181 184 utlization;rack_1/BladeEnclosure_2/Node_24;1225706400000;0; 182 mean: 0. 9090909090909091185 mean: 0.36363636363636365 183 186 utlization;rack_1/BladeEnclosure_2/Node_25;1225666800000;0; 184 187 utlization;rack_1/BladeEnclosure_2/Node_25;1225670400000;1; … … 188 191 utlization;rack_1/BladeEnclosure_2/Node_26;1225666800000;0; 189 192 utlization;rack_1/BladeEnclosure_2/Node_26;1225675800000;1; 190 utlization;rack_1/BladeEnclosure_2/Node_26;122568 6600000;0;193 utlization;rack_1/BladeEnclosure_2/Node_26;1225683000000;0; 191 194 utlization;rack_1/BladeEnclosure_2/Node_26;1225706400000;0; 192 mean: 0. 2727272727272727195 mean: 0.18181818181818182 193 196 utlization;rack_1/BladeEnclosure_2/Node_27;1225666800000;0; 194 utlization;rack_1/BladeEnclosure_2/Node_27;122567 6400000;1;195 utlization;rack_1/BladeEnclosure_2/Node_27;12256 90800000;0;197 utlization;rack_1/BladeEnclosure_2/Node_27;1225675800000;1; 198 utlization;rack_1/BladeEnclosure_2/Node_27;1225686600000;0; 196 199 utlization;rack_1/BladeEnclosure_2/Node_27;1225706400000;0; 197 mean: 0. 36363636363636365200 mean: 0.2727272727272727 198 201 utlization;rack_1/BladeEnclosure_2/Node_28;1225666800000;0; 199 202 utlization;rack_1/BladeEnclosure_2/Node_28;1225676400000;1; … … 202 205 mean: 0.36363636363636365 203 206 utlization;rack_1/BladeEnclosure_3/Node_29;1225666800000;0; 204 utlization;rack_1/BladeEnclosure_3/Node_29;122567 8400000;1;205 utlization;rack_1/BladeEnclosure_3/Node_29;1225 703600000;0;207 utlization;rack_1/BladeEnclosure_3/Node_29;1225676400000;1; 208 utlization;rack_1/BladeEnclosure_3/Node_29;1225690800000;0; 206 209 utlization;rack_1/BladeEnclosure_3/Node_29;1225706400000;0; 207 mean: 0. 6363636363636364210 mean: 0.36363636363636365 208 211 utlization;rack_1/BladeEnclosure_3/Node_30;1225666800000;0; 209 212 utlization;rack_1/BladeEnclosure_3/Node_30;1225678400000;1; 210 utlization;rack_1/BladeEnclosure_3/Node_30;1225 692800000;0;213 utlization;rack_1/BladeEnclosure_3/Node_30;1225703600000;0; 211 214 utlization;rack_1/BladeEnclosure_3/Node_30;1225706400000;0; 212 mean: 0. 36363636363636365215 mean: 0.6363636363636364 213 216 utlization;rack_1/BladeEnclosure_3/Node_31;1225666800000;0; 214 217 utlization;rack_1/BladeEnclosure_3/Node_31;1225678400000;1; 215 utlization;rack_1/BladeEnclosure_3/Node_31;12256 85600000;0;218 utlization;rack_1/BladeEnclosure_3/Node_31;1225692800000;0; 216 219 utlization;rack_1/BladeEnclosure_3/Node_31;1225706400000;0; 217 mean: 0. 18181818181818182220 mean: 0.36363636363636365 218 221 utlization;rack_1/BladeEnclosure_3/Node_32;1225666800000;0; 219 222 utlization;rack_1/BladeEnclosure_3/Node_32;1225678400000;1; 220 utlization;rack_1/BladeEnclosure_3/Node_32;1225 703600000;0;223 utlization;rack_1/BladeEnclosure_3/Node_32;1225685600000;0; 221 224 utlization;rack_1/BladeEnclosure_3/Node_32;1225706400000;0; 222 mean: 0. 6363636363636364225 mean: 0.18181818181818182 223 226 utlization;rack_1/BladeEnclosure_3/Node_33;1225666800000;0; 224 227 utlization;rack_1/BladeEnclosure_3/Node_33;1225678400000;1; 225 utlization;rack_1/BladeEnclosure_3/Node_33;1225 692800000;0;228 utlization;rack_1/BladeEnclosure_3/Node_33;1225703600000;0; 226 229 utlization;rack_1/BladeEnclosure_3/Node_33;1225706400000;0; 227 mean: 0. 36363636363636365230 mean: 0.6363636363636364 228 231 utlization;rack_1/BladeEnclosure_3/Node_34;1225666800000;0; 229 232 utlization;rack_1/BladeEnclosure_3/Node_34;1225678400000;1; 230 utlization;rack_1/BladeEnclosure_3/Node_34;12256 89200000;0;233 utlization;rack_1/BladeEnclosure_3/Node_34;1225692800000;0; 231 234 utlization;rack_1/BladeEnclosure_3/Node_34;1225706400000;0; 232 mean: 0. 2727272727272727235 mean: 0.36363636363636365 233 236 utlization;rack_1/BladeEnclosure_3/Node_35;1225666800000;0; 234 utlization;rack_1/BladeEnclosure_3/Node_35;122567 9000000;1;235 utlization;rack_1/BladeEnclosure_3/Node_35;1225 704200000;0;237 utlization;rack_1/BladeEnclosure_3/Node_35;1225678400000;1; 238 utlization;rack_1/BladeEnclosure_3/Node_35;1225689200000;0; 236 239 utlization;rack_1/BladeEnclosure_3/Node_35;1225706400000;0; 237 mean: 0. 6363636363636364240 mean: 0.2727272727272727 238 241 utlization;rack_1/BladeEnclosure_3/Node_36;1225666800000;0; 239 242 utlization;rack_1/BladeEnclosure_3/Node_36;1225679000000;1; 240 utlization;rack_1/BladeEnclosure_3/Node_36;1225 686200000;0;243 utlization;rack_1/BladeEnclosure_3/Node_36;1225704200000;0; 241 244 utlization;rack_1/BladeEnclosure_3/Node_36;1225706400000;0; 242 mean: 0. 18181818181818182245 mean: 0.6363636363636364 243 246 utlization;rack_1/BladeEnclosure_3/Node_37;1225666800000;0; 244 247 utlization;rack_1/BladeEnclosure_3/Node_37;1225679000000;1; 245 utlization;rack_1/BladeEnclosure_3/Node_37;122568 9800000;0;248 utlization;rack_1/BladeEnclosure_3/Node_37;1225686200000;0; 246 249 utlization;rack_1/BladeEnclosure_3/Node_37;1225706400000;0; 247 mean: 0. 2727272727272727250 mean: 0.18181818181818182 248 251 utlization;rack_1/BladeEnclosure_3/Node_38;1225666800000;0; 252 utlization;rack_1/BladeEnclosure_3/Node_38;1225679000000;1; 253 utlization;rack_1/BladeEnclosure_3/Node_38;1225689800000;0; 249 254 utlization;rack_1/BladeEnclosure_3/Node_38;1225706400000;0; 250 mean: 0. 0255 mean: 0.2727272727272727 251 256 utlization;rack_1/BladeEnclosure_3/Node_39;1225666800000;0; 252 257 utlization;rack_1/BladeEnclosure_3/Node_39;1225706400000;0; … … 468 473 mean: 0.45454545454545453 469 474 utlization;rack_1/BladeEnclosure_1/Node_6/Processor_21;1225666800000;1; 470 utlization;rack_1/BladeEnclosure_1/Node_6/Processor_21;1225684800000;0;471 475 utlization;rack_1/BladeEnclosure_1/Node_6/Processor_21;1225706400000;0; 472 mean: 0.45454545454545453476 mean: 1.0 473 477 utlization;rack_1/BladeEnclosure_1/Node_6/Processor_22;1225666800000;1; 474 utlization;rack_1/BladeEnclosure_1/Node_6/Processor_22;1225684800000;0;475 478 utlization;rack_1/BladeEnclosure_1/Node_6/Processor_22;1225706400000;0; 476 mean: 0.45454545454545453479 mean: 1.0 477 480 utlization;rack_1/BladeEnclosure_1/Node_6/Processor_23;1225666800000;1; 478 utlization;rack_1/BladeEnclosure_1/Node_6/Processor_23;1225684800000;0;479 481 utlization;rack_1/BladeEnclosure_1/Node_6/Processor_23;1225706400000;0; 480 mean: 0.45454545454545453482 mean: 1.0 481 483 utlization;rack_1/BladeEnclosure_1/Node_6/Processor_24;1225666800000;1; 482 utlization;rack_1/BladeEnclosure_1/Node_6/Processor_24;1225684800000;0;483 484 utlization;rack_1/BladeEnclosure_1/Node_6/Processor_24;1225706400000;0; 484 mean: 0.45454545454545453485 mean: 1.0 485 486 utlization;rack_1/BladeEnclosure_1/Node_7/Processor_25;1225666800000;1; 486 487 utlization;rack_1/BladeEnclosure_1/Node_7/Processor_25;1225681200000;0; … … 518 519 utlization;rack_1/BladeEnclosure_1/Node_9/Processor_33;1225674000000;0; 519 520 utlization;rack_1/BladeEnclosure_1/Node_9/Processor_33;1225675800000;1; 520 utlization;rack_1/BladeEnclosure_1/Node_9/Processor_33;122568 6600000;0;521 utlization;rack_1/BladeEnclosure_1/Node_9/Processor_33;1225683000000;0; 521 522 utlization;rack_1/BladeEnclosure_1/Node_9/Processor_33;1225706400000;0; 522 mean: 0. 45454545454545453523 mean: 0.36363636363636365 523 524 utlization;rack_1/BladeEnclosure_1/Node_9/Processor_34;1225666800000;1; 524 525 utlization;rack_1/BladeEnclosure_1/Node_9/Processor_34;1225674000000;0; 525 526 utlization;rack_1/BladeEnclosure_1/Node_9/Processor_34;1225675800000;1; 526 utlization;rack_1/BladeEnclosure_1/Node_9/Processor_34;122568 6600000;0;527 utlization;rack_1/BladeEnclosure_1/Node_9/Processor_34;1225683000000;0; 527 528 utlization;rack_1/BladeEnclosure_1/Node_9/Processor_34;1225706400000;0; 528 mean: 0. 45454545454545453529 mean: 0.36363636363636365 529 530 utlization;rack_1/BladeEnclosure_1/Node_9/Processor_35;1225666800000;1; 530 531 utlization;rack_1/BladeEnclosure_1/Node_9/Processor_35;1225674000000;0; 531 532 utlization;rack_1/BladeEnclosure_1/Node_9/Processor_35;1225675800000;1; 532 utlization;rack_1/BladeEnclosure_1/Node_9/Processor_35;122568 6600000;0;533 utlization;rack_1/BladeEnclosure_1/Node_9/Processor_35;1225683000000;0; 533 534 utlization;rack_1/BladeEnclosure_1/Node_9/Processor_35;1225706400000;0; 534 mean: 0. 45454545454545453535 mean: 0.36363636363636365 535 536 utlization;rack_1/BladeEnclosure_1/Node_9/Processor_36;1225666800000;1; 536 537 utlization;rack_1/BladeEnclosure_1/Node_9/Processor_36;1225674000000;0; 537 538 utlization;rack_1/BladeEnclosure_1/Node_9/Processor_36;1225675800000;1; 538 utlization;rack_1/BladeEnclosure_1/Node_9/Processor_36;122568 6600000;0;539 utlization;rack_1/BladeEnclosure_1/Node_9/Processor_36;1225683000000;0; 539 540 utlization;rack_1/BladeEnclosure_1/Node_9/Processor_36;1225706400000;0; 541 mean: 0.36363636363636365 542 utlization;rack_1/BladeEnclosure_1/Node_10/Processor_37;1225666800000;1; 543 utlization;rack_1/BladeEnclosure_1/Node_10/Processor_37;1225684800000;0; 544 utlization;rack_1/BladeEnclosure_1/Node_10/Processor_37;1225706400000;0; 540 545 mean: 0.45454545454545453 541 utlization;rack_1/BladeEnclosure_1/Node_10/Processor_37;1225666800000;1;542 utlization;rack_1/BladeEnclosure_1/Node_10/Processor_37;1225706400000;0;543 mean: 1.0544 546 utlization;rack_1/BladeEnclosure_1/Node_10/Processor_38;1225666800000;1; 547 utlization;rack_1/BladeEnclosure_1/Node_10/Processor_38;1225684800000;0; 545 548 utlization;rack_1/BladeEnclosure_1/Node_10/Processor_38;1225706400000;0; 546 mean: 1.0549 mean: 0.45454545454545453 547 550 utlization;rack_1/BladeEnclosure_1/Node_10/Processor_39;1225666800000;1; 551 utlization;rack_1/BladeEnclosure_1/Node_10/Processor_39;1225684800000;0; 548 552 utlization;rack_1/BladeEnclosure_1/Node_10/Processor_39;1225706400000;0; 549 mean: 1.0553 mean: 0.45454545454545453 550 554 utlization;rack_1/BladeEnclosure_1/Node_10/Processor_40;1225666800000;1; 555 utlization;rack_1/BladeEnclosure_1/Node_10/Processor_40;1225684800000;0; 551 556 utlization;rack_1/BladeEnclosure_1/Node_10/Processor_40;1225706400000;0; 552 mean: 1.0557 mean: 0.45454545454545453 553 558 utlization;rack_1/BladeEnclosure_1/Node_11/Processor_41;1225666800000;1; 554 559 utlization;rack_1/BladeEnclosure_1/Node_11/Processor_41;1225681200000;0; … … 586 591 utlization;rack_1/BladeEnclosure_1/Node_13/Processor_49;1225674000000;0; 587 592 utlization;rack_1/BladeEnclosure_1/Node_13/Processor_49;1225675800000;1; 588 utlization;rack_1/BladeEnclosure_1/Node_13/Processor_49;122568 3000000;0;593 utlization;rack_1/BladeEnclosure_1/Node_13/Processor_49;1225686600000;0; 589 594 utlization;rack_1/BladeEnclosure_1/Node_13/Processor_49;1225706400000;0; 590 mean: 0. 36363636363636365595 mean: 0.45454545454545453 591 596 utlization;rack_1/BladeEnclosure_1/Node_13/Processor_50;1225666800000;1; 592 597 utlization;rack_1/BladeEnclosure_1/Node_13/Processor_50;1225674000000;0; 593 598 utlization;rack_1/BladeEnclosure_1/Node_13/Processor_50;1225675800000;1; 594 utlization;rack_1/BladeEnclosure_1/Node_13/Processor_50;122568 3000000;0;599 utlization;rack_1/BladeEnclosure_1/Node_13/Processor_50;1225686600000;0; 595 600 utlization;rack_1/BladeEnclosure_1/Node_13/Processor_50;1225706400000;0; 596 mean: 0. 36363636363636365601 mean: 0.45454545454545453 597 602 utlization;rack_1/BladeEnclosure_1/Node_13/Processor_51;1225666800000;1; 598 603 utlization;rack_1/BladeEnclosure_1/Node_13/Processor_51;1225674000000;0; 599 604 utlization;rack_1/BladeEnclosure_1/Node_13/Processor_51;1225675800000;1; 600 utlization;rack_1/BladeEnclosure_1/Node_13/Processor_51;122568 3000000;0;605 utlization;rack_1/BladeEnclosure_1/Node_13/Processor_51;1225686600000;0; 601 606 utlization;rack_1/BladeEnclosure_1/Node_13/Processor_51;1225706400000;0; 602 mean: 0. 36363636363636365607 mean: 0.45454545454545453 603 608 utlization;rack_1/BladeEnclosure_1/Node_13/Processor_52;1225666800000;1; 604 609 utlization;rack_1/BladeEnclosure_1/Node_13/Processor_52;1225674000000;0; 605 610 utlization;rack_1/BladeEnclosure_1/Node_13/Processor_52;1225675800000;1; 606 utlization;rack_1/BladeEnclosure_1/Node_13/Processor_52;122568 3000000;0;611 utlization;rack_1/BladeEnclosure_1/Node_13/Processor_52;1225686600000;0; 607 612 utlization;rack_1/BladeEnclosure_1/Node_13/Processor_52;1225706400000;0; 608 mean: 0. 36363636363636365613 mean: 0.45454545454545453 609 614 utlization;rack_1/BladeEnclosure_1/Node_14/Processor_53;1225666800000;0; 610 615 utlization;rack_1/BladeEnclosure_1/Node_14/Processor_53;1225668600000;1; … … 729 734 utlization;rack_1/BladeEnclosure_2/Node_20/Processor_77;1225666800000;0; 730 735 utlization;rack_1/BladeEnclosure_2/Node_20/Processor_77;1225670400000;1; 731 utlization;rack_1/BladeEnclosure_2/Node_20/Processor_77;12256 84800000;0;736 utlization;rack_1/BladeEnclosure_2/Node_20/Processor_77;1225699200000;0; 732 737 utlization;rack_1/BladeEnclosure_2/Node_20/Processor_77;1225706400000;0; 733 mean: 0. 36363636363636365738 mean: 0.7272727272727273 734 739 utlization;rack_1/BladeEnclosure_2/Node_20/Processor_78;1225666800000;0; 735 740 utlization;rack_1/BladeEnclosure_2/Node_20/Processor_78;1225670400000;1; 736 utlization;rack_1/BladeEnclosure_2/Node_20/Processor_78;12256 84800000;0;741 utlization;rack_1/BladeEnclosure_2/Node_20/Processor_78;1225699200000;0; 737 742 utlization;rack_1/BladeEnclosure_2/Node_20/Processor_78;1225706400000;0; 738 mean: 0. 36363636363636365743 mean: 0.7272727272727273 739 744 utlization;rack_1/BladeEnclosure_2/Node_20/Processor_79;1225666800000;0; 740 745 utlization;rack_1/BladeEnclosure_2/Node_20/Processor_79;1225670400000;1; 741 utlization;rack_1/BladeEnclosure_2/Node_20/Processor_79;12256 84800000;0;746 utlization;rack_1/BladeEnclosure_2/Node_20/Processor_79;1225699200000;0; 742 747 utlization;rack_1/BladeEnclosure_2/Node_20/Processor_79;1225706400000;0; 743 mean: 0. 36363636363636365748 mean: 0.7272727272727273 744 749 utlization;rack_1/BladeEnclosure_2/Node_20/Processor_80;1225666800000;0; 745 750 utlization;rack_1/BladeEnclosure_2/Node_20/Processor_80;1225670400000;1; 746 utlization;rack_1/BladeEnclosure_2/Node_20/Processor_80;12256 84800000;0;751 utlization;rack_1/BladeEnclosure_2/Node_20/Processor_80;1225699200000;0; 747 752 utlization;rack_1/BladeEnclosure_2/Node_20/Processor_80;1225706400000;0; 748 mean: 0. 36363636363636365753 mean: 0.7272727272727273 749 754 utlization;rack_1/BladeEnclosure_2/Node_21/Processor_81;1225666800000;0; 750 755 utlization;rack_1/BladeEnclosure_2/Node_21/Processor_81;1225670400000;1; 751 utlization;rack_1/BladeEnclosure_2/Node_21/Processor_81;1225699200000;0;752 756 utlization;rack_1/BladeEnclosure_2/Node_21/Processor_81;1225706400000;0; 753 mean: 0. 7272727272727273757 mean: 0.9090909090909091 754 758 utlization;rack_1/BladeEnclosure_2/Node_21/Processor_82;1225666800000;0; 755 759 utlization;rack_1/BladeEnclosure_2/Node_21/Processor_82;1225670400000;1; 756 utlization;rack_1/BladeEnclosure_2/Node_21/Processor_82;1225699200000;0;757 760 utlization;rack_1/BladeEnclosure_2/Node_21/Processor_82;1225706400000;0; 758 mean: 0. 7272727272727273761 mean: 0.9090909090909091 759 762 utlization;rack_1/BladeEnclosure_2/Node_21/Processor_83;1225666800000;0; 760 763 utlization;rack_1/BladeEnclosure_2/Node_21/Processor_83;1225670400000;1; 761 utlization;rack_1/BladeEnclosure_2/Node_21/Processor_83;1225699200000;0;762 764 utlization;rack_1/BladeEnclosure_2/Node_21/Processor_83;1225706400000;0; 763 mean: 0. 7272727272727273765 mean: 0.9090909090909091 764 766 utlization;rack_1/BladeEnclosure_2/Node_21/Processor_84;1225666800000;0; 765 767 utlization;rack_1/BladeEnclosure_2/Node_21/Processor_84;1225670400000;1; 766 utlization;rack_1/BladeEnclosure_2/Node_21/Processor_84;1225699200000;0;767 768 utlization;rack_1/BladeEnclosure_2/Node_21/Processor_84;1225706400000;0; 768 mean: 0. 7272727272727273769 mean: 0.9090909090909091 769 770 utlization;rack_1/BladeEnclosure_2/Node_22/Processor_85;1225666800000;0; 770 771 utlization;rack_1/BladeEnclosure_2/Node_22/Processor_85;1225670400000;1; … … 809 810 utlization;rack_1/BladeEnclosure_2/Node_24/Processor_93;1225666800000;0; 810 811 utlization;rack_1/BladeEnclosure_2/Node_24/Processor_93;1225670400000;1; 812 utlization;rack_1/BladeEnclosure_2/Node_24/Processor_93;1225684800000;0; 811 813 utlization;rack_1/BladeEnclosure_2/Node_24/Processor_93;1225706400000;0; 812 mean: 0. 9090909090909091814 mean: 0.36363636363636365 813 815 utlization;rack_1/BladeEnclosure_2/Node_24/Processor_94;1225666800000;0; 814 816 utlization;rack_1/BladeEnclosure_2/Node_24/Processor_94;1225670400000;1; 817 utlization;rack_1/BladeEnclosure_2/Node_24/Processor_94;1225684800000;0; 815 818 utlization;rack_1/BladeEnclosure_2/Node_24/Processor_94;1225706400000;0; 816 mean: 0. 9090909090909091819 mean: 0.36363636363636365 817 820 utlization;rack_1/BladeEnclosure_2/Node_24/Processor_95;1225666800000;0; 818 821 utlization;rack_1/BladeEnclosure_2/Node_24/Processor_95;1225670400000;1; 822 utlization;rack_1/BladeEnclosure_2/Node_24/Processor_95;1225684800000;0; 819 823 utlization;rack_1/BladeEnclosure_2/Node_24/Processor_95;1225706400000;0; 820 mean: 0. 9090909090909091824 mean: 0.36363636363636365 821 825 utlization;rack_1/BladeEnclosure_2/Node_24/Processor_96;1225666800000;0; 822 826 utlization;rack_1/BladeEnclosure_2/Node_24/Processor_96;1225670400000;1; 827 utlization;rack_1/BladeEnclosure_2/Node_24/Processor_96;1225684800000;0; 823 828 utlization;rack_1/BladeEnclosure_2/Node_24/Processor_96;1225706400000;0; 824 mean: 0. 9090909090909091829 mean: 0.36363636363636365 825 830 utlization;rack_1/BladeEnclosure_2/Node_25/Processor_97;1225666800000;0; 826 831 utlization;rack_1/BladeEnclosure_2/Node_25/Processor_97;1225670400000;1; … … 845 850 utlization;rack_1/BladeEnclosure_2/Node_26/Processor_101;1225666800000;0; 846 851 utlization;rack_1/BladeEnclosure_2/Node_26/Processor_101;1225675800000;1; 847 utlization;rack_1/BladeEnclosure_2/Node_26/Processor_101;122568 6600000;0;852 utlization;rack_1/BladeEnclosure_2/Node_26/Processor_101;1225683000000;0; 848 853 utlization;rack_1/BladeEnclosure_2/Node_26/Processor_101;1225706400000;0; 849 mean: 0. 2727272727272727854 mean: 0.18181818181818182 850 855 utlization;rack_1/BladeEnclosure_2/Node_26/Processor_102;1225666800000;0; 851 856 utlization;rack_1/BladeEnclosure_2/Node_26/Processor_102;1225675800000;1; 852 utlization;rack_1/BladeEnclosure_2/Node_26/Processor_102;122568 6600000;0;857 utlization;rack_1/BladeEnclosure_2/Node_26/Processor_102;1225683000000;0; 853 858 utlization;rack_1/BladeEnclosure_2/Node_26/Processor_102;1225706400000;0; 854 mean: 0. 2727272727272727859 mean: 0.18181818181818182 855 860 utlization;rack_1/BladeEnclosure_2/Node_26/Processor_103;1225666800000;0; 856 861 utlization;rack_1/BladeEnclosure_2/Node_26/Processor_103;1225675800000;1; 857 utlization;rack_1/BladeEnclosure_2/Node_26/Processor_103;122568 6600000;0;862 utlization;rack_1/BladeEnclosure_2/Node_26/Processor_103;1225683000000;0; 858 863 utlization;rack_1/BladeEnclosure_2/Node_26/Processor_103;1225706400000;0; 859 mean: 0. 2727272727272727864 mean: 0.18181818181818182 860 865 utlization;rack_1/BladeEnclosure_2/Node_26/Processor_104;1225666800000;0; 861 866 utlization;rack_1/BladeEnclosure_2/Node_26/Processor_104;1225675800000;1; 862 utlization;rack_1/BladeEnclosure_2/Node_26/Processor_104;122568 6600000;0;867 utlization;rack_1/BladeEnclosure_2/Node_26/Processor_104;1225683000000;0; 863 868 utlization;rack_1/BladeEnclosure_2/Node_26/Processor_104;1225706400000;0; 864 mean: 0. 2727272727272727869 mean: 0.18181818181818182 865 870 utlization;rack_1/BladeEnclosure_2/Node_27/Processor_105;1225666800000;0; 866 utlization;rack_1/BladeEnclosure_2/Node_27/Processor_105;122567 6400000;1;867 utlization;rack_1/BladeEnclosure_2/Node_27/Processor_105;12256 90800000;0;871 utlization;rack_1/BladeEnclosure_2/Node_27/Processor_105;1225675800000;1; 872 utlization;rack_1/BladeEnclosure_2/Node_27/Processor_105;1225686600000;0; 868 873 utlization;rack_1/BladeEnclosure_2/Node_27/Processor_105;1225706400000;0; 869 mean: 0. 36363636363636365874 mean: 0.2727272727272727 870 875 utlization;rack_1/BladeEnclosure_2/Node_27/Processor_106;1225666800000;0; 871 utlization;rack_1/BladeEnclosure_2/Node_27/Processor_106;122567 6400000;1;872 utlization;rack_1/BladeEnclosure_2/Node_27/Processor_106;12256 90800000;0;876 utlization;rack_1/BladeEnclosure_2/Node_27/Processor_106;1225675800000;1; 877 utlization;rack_1/BladeEnclosure_2/Node_27/Processor_106;1225686600000;0; 873 878 utlization;rack_1/BladeEnclosure_2/Node_27/Processor_106;1225706400000;0; 874 mean: 0. 36363636363636365879 mean: 0.2727272727272727 875 880 utlization;rack_1/BladeEnclosure_2/Node_27/Processor_107;1225666800000;0; 876 utlization;rack_1/BladeEnclosure_2/Node_27/Processor_107;122567 6400000;1;877 utlization;rack_1/BladeEnclosure_2/Node_27/Processor_107;12256 90800000;0;881 utlization;rack_1/BladeEnclosure_2/Node_27/Processor_107;1225675800000;1; 882 utlization;rack_1/BladeEnclosure_2/Node_27/Processor_107;1225686600000;0; 878 883 utlization;rack_1/BladeEnclosure_2/Node_27/Processor_107;1225706400000;0; 879 mean: 0. 36363636363636365884 mean: 0.2727272727272727 880 885 utlization;rack_1/BladeEnclosure_2/Node_27/Processor_108;1225666800000;0; 881 utlization;rack_1/BladeEnclosure_2/Node_27/Processor_108;122567 6400000;1;882 utlization;rack_1/BladeEnclosure_2/Node_27/Processor_108;12256 90800000;0;886 utlization;rack_1/BladeEnclosure_2/Node_27/Processor_108;1225675800000;1; 887 utlization;rack_1/BladeEnclosure_2/Node_27/Processor_108;1225686600000;0; 883 888 utlization;rack_1/BladeEnclosure_2/Node_27/Processor_108;1225706400000;0; 884 mean: 0. 36363636363636365889 mean: 0.2727272727272727 885 890 utlization;rack_1/BladeEnclosure_2/Node_28/Processor_109;1225666800000;0; 886 891 utlization;rack_1/BladeEnclosure_2/Node_28/Processor_109;1225676400000;1; … … 904 909 mean: 0.36363636363636365 905 910 utlization;rack_1/BladeEnclosure_3/Node_29/Processor_113;1225666800000;0; 906 utlization;rack_1/BladeEnclosure_3/Node_29/Processor_113;122567 8400000;1;907 utlization;rack_1/BladeEnclosure_3/Node_29/Processor_113;1225 703600000;0;911 utlization;rack_1/BladeEnclosure_3/Node_29/Processor_113;1225676400000;1; 912 utlization;rack_1/BladeEnclosure_3/Node_29/Processor_113;1225690800000;0; 908 913 utlization;rack_1/BladeEnclosure_3/Node_29/Processor_113;1225706400000;0; 909 mean: 0. 6363636363636364914 mean: 0.36363636363636365 910 915 utlization;rack_1/BladeEnclosure_3/Node_29/Processor_114;1225666800000;0; 911 utlization;rack_1/BladeEnclosure_3/Node_29/Processor_114;122567 8400000;1;912 utlization;rack_1/BladeEnclosure_3/Node_29/Processor_114;1225 703600000;0;916 utlization;rack_1/BladeEnclosure_3/Node_29/Processor_114;1225676400000;1; 917 utlization;rack_1/BladeEnclosure_3/Node_29/Processor_114;1225690800000;0; 913 918 utlization;rack_1/BladeEnclosure_3/Node_29/Processor_114;1225706400000;0; 914 mean: 0. 6363636363636364919 mean: 0.36363636363636365 915 920 utlization;rack_1/BladeEnclosure_3/Node_29/Processor_115;1225666800000;0; 916 utlization;rack_1/BladeEnclosure_3/Node_29/Processor_115;122567 8400000;1;917 utlization;rack_1/BladeEnclosure_3/Node_29/Processor_115;1225 703600000;0;921 utlization;rack_1/BladeEnclosure_3/Node_29/Processor_115;1225676400000;1; 922 utlization;rack_1/BladeEnclosure_3/Node_29/Processor_115;1225690800000;0; 918 923 utlization;rack_1/BladeEnclosure_3/Node_29/Processor_115;1225706400000;0; 919 mean: 0. 6363636363636364924 mean: 0.36363636363636365 920 925 utlization;rack_1/BladeEnclosure_3/Node_29/Processor_116;1225666800000;0; 921 utlization;rack_1/BladeEnclosure_3/Node_29/Processor_116;122567 8400000;1;922 utlization;rack_1/BladeEnclosure_3/Node_29/Processor_116;1225 703600000;0;926 utlization;rack_1/BladeEnclosure_3/Node_29/Processor_116;1225676400000;1; 927 utlization;rack_1/BladeEnclosure_3/Node_29/Processor_116;1225690800000;0; 923 928 utlization;rack_1/BladeEnclosure_3/Node_29/Processor_116;1225706400000;0; 924 mean: 0. 6363636363636364929 mean: 0.36363636363636365 925 930 utlization;rack_1/BladeEnclosure_3/Node_30/Processor_117;1225666800000;0; 926 931 utlization;rack_1/BladeEnclosure_3/Node_30/Processor_117;1225678400000;1; 927 utlization;rack_1/BladeEnclosure_3/Node_30/Processor_117;1225 692800000;0;932 utlization;rack_1/BladeEnclosure_3/Node_30/Processor_117;1225703600000;0; 928 933 utlization;rack_1/BladeEnclosure_3/Node_30/Processor_117;1225706400000;0; 929 mean: 0. 36363636363636365934 mean: 0.6363636363636364 930 935 utlization;rack_1/BladeEnclosure_3/Node_30/Processor_118;1225666800000;0; 931 936 utlization;rack_1/BladeEnclosure_3/Node_30/Processor_118;1225678400000;1; 932 utlization;rack_1/BladeEnclosure_3/Node_30/Processor_118;1225 692800000;0;937 utlization;rack_1/BladeEnclosure_3/Node_30/Processor_118;1225703600000;0; 933 938 utlization;rack_1/BladeEnclosure_3/Node_30/Processor_118;1225706400000;0; 934 mean: 0. 36363636363636365939 mean: 0.6363636363636364 935 940 utlization;rack_1/BladeEnclosure_3/Node_30/Processor_119;1225666800000;0; 936 941 utlization;rack_1/BladeEnclosure_3/Node_30/Processor_119;1225678400000;1; 937 utlization;rack_1/BladeEnclosure_3/Node_30/Processor_119;1225 692800000;0;942 utlization;rack_1/BladeEnclosure_3/Node_30/Processor_119;1225703600000;0; 938 943 utlization;rack_1/BladeEnclosure_3/Node_30/Processor_119;1225706400000;0; 939 mean: 0. 36363636363636365944 mean: 0.6363636363636364 940 945 utlization;rack_1/BladeEnclosure_3/Node_30/Processor_120;1225666800000;0; 941 946 utlization;rack_1/BladeEnclosure_3/Node_30/Processor_120;1225678400000;1; 942 utlization;rack_1/BladeEnclosure_3/Node_30/Processor_120;1225 692800000;0;947 utlization;rack_1/BladeEnclosure_3/Node_30/Processor_120;1225703600000;0; 943 948 utlization;rack_1/BladeEnclosure_3/Node_30/Processor_120;1225706400000;0; 944 mean: 0. 36363636363636365949 mean: 0.6363636363636364 945 950 utlization;rack_1/BladeEnclosure_3/Node_31/Processor_121;1225666800000;0; 946 951 utlization;rack_1/BladeEnclosure_3/Node_31/Processor_121;1225678400000;1; 947 utlization;rack_1/BladeEnclosure_3/Node_31/Processor_121;12256 85600000;0;952 utlization;rack_1/BladeEnclosure_3/Node_31/Processor_121;1225692800000;0; 948 953 utlization;rack_1/BladeEnclosure_3/Node_31/Processor_121;1225706400000;0; 949 mean: 0. 18181818181818182954 mean: 0.36363636363636365 950 955 utlization;rack_1/BladeEnclosure_3/Node_31/Processor_122;1225666800000;0; 951 956 utlization;rack_1/BladeEnclosure_3/Node_31/Processor_122;1225678400000;1; 952 utlization;rack_1/BladeEnclosure_3/Node_31/Processor_122;12256 85600000;0;957 utlization;rack_1/BladeEnclosure_3/Node_31/Processor_122;1225692800000;0; 953 958 utlization;rack_1/BladeEnclosure_3/Node_31/Processor_122;1225706400000;0; 954 mean: 0. 18181818181818182959 mean: 0.36363636363636365 955 960 utlization;rack_1/BladeEnclosure_3/Node_31/Processor_123;1225666800000;0; 956 961 utlization;rack_1/BladeEnclosure_3/Node_31/Processor_123;1225678400000;1; 957 utlization;rack_1/BladeEnclosure_3/Node_31/Processor_123;12256 85600000;0;962 utlization;rack_1/BladeEnclosure_3/Node_31/Processor_123;1225692800000;0; 958 963 utlization;rack_1/BladeEnclosure_3/Node_31/Processor_123;1225706400000;0; 959 mean: 0. 18181818181818182964 mean: 0.36363636363636365 960 965 utlization;rack_1/BladeEnclosure_3/Node_31/Processor_124;1225666800000;0; 961 966 utlization;rack_1/BladeEnclosure_3/Node_31/Processor_124;1225678400000;1; 962 utlization;rack_1/BladeEnclosure_3/Node_31/Processor_124;12256 85600000;0;967 utlization;rack_1/BladeEnclosure_3/Node_31/Processor_124;1225692800000;0; 963 968 utlization;rack_1/BladeEnclosure_3/Node_31/Processor_124;1225706400000;0; 964 mean: 0. 18181818181818182969 mean: 0.36363636363636365 965 970 utlization;rack_1/BladeEnclosure_3/Node_32/Processor_125;1225666800000;0; 966 971 utlization;rack_1/BladeEnclosure_3/Node_32/Processor_125;1225678400000;1; 967 utlization;rack_1/BladeEnclosure_3/Node_32/Processor_125;1225 703600000;0;972 utlization;rack_1/BladeEnclosure_3/Node_32/Processor_125;1225685600000;0; 968 973 utlization;rack_1/BladeEnclosure_3/Node_32/Processor_125;1225706400000;0; 969 mean: 0. 6363636363636364974 mean: 0.18181818181818182 970 975 utlization;rack_1/BladeEnclosure_3/Node_32/Processor_126;1225666800000;0; 971 976 utlization;rack_1/BladeEnclosure_3/Node_32/Processor_126;1225678400000;1; 972 utlization;rack_1/BladeEnclosure_3/Node_32/Processor_126;1225 703600000;0;977 utlization;rack_1/BladeEnclosure_3/Node_32/Processor_126;1225685600000;0; 973 978 utlization;rack_1/BladeEnclosure_3/Node_32/Processor_126;1225706400000;0; 974 mean: 0. 6363636363636364979 mean: 0.18181818181818182 975 980 utlization;rack_1/BladeEnclosure_3/Node_32/Processor_127;1225666800000;0; 976 981 utlization;rack_1/BladeEnclosure_3/Node_32/Processor_127;1225678400000;1; 977 utlization;rack_1/BladeEnclosure_3/Node_32/Processor_127;1225 703600000;0;982 utlization;rack_1/BladeEnclosure_3/Node_32/Processor_127;1225685600000;0; 978 983 utlization;rack_1/BladeEnclosure_3/Node_32/Processor_127;1225706400000;0; 979 mean: 0. 6363636363636364984 mean: 0.18181818181818182 980 985 utlization;rack_1/BladeEnclosure_3/Node_32/Processor_128;1225666800000;0; 981 986 utlization;rack_1/BladeEnclosure_3/Node_32/Processor_128;1225678400000;1; 982 utlization;rack_1/BladeEnclosure_3/Node_32/Processor_128;1225 703600000;0;987 utlization;rack_1/BladeEnclosure_3/Node_32/Processor_128;1225685600000;0; 983 988 utlization;rack_1/BladeEnclosure_3/Node_32/Processor_128;1225706400000;0; 984 mean: 0. 6363636363636364989 mean: 0.18181818181818182 985 990 utlization;rack_1/BladeEnclosure_3/Node_33/Processor_129;1225666800000;0; 986 991 utlization;rack_1/BladeEnclosure_3/Node_33/Processor_129;1225678400000;1; 987 utlization;rack_1/BladeEnclosure_3/Node_33/Processor_129;1225 692800000;0;992 utlization;rack_1/BladeEnclosure_3/Node_33/Processor_129;1225703600000;0; 988 993 utlization;rack_1/BladeEnclosure_3/Node_33/Processor_129;1225706400000;0; 989 mean: 0. 36363636363636365994 mean: 0.6363636363636364 990 995 utlization;rack_1/BladeEnclosure_3/Node_33/Processor_130;1225666800000;0; 991 996 utlization;rack_1/BladeEnclosure_3/Node_33/Processor_130;1225678400000;1; 992 utlization;rack_1/BladeEnclosure_3/Node_33/Processor_130;1225 692800000;0;997 utlization;rack_1/BladeEnclosure_3/Node_33/Processor_130;1225703600000;0; 993 998 utlization;rack_1/BladeEnclosure_3/Node_33/Processor_130;1225706400000;0; 994 mean: 0. 36363636363636365999 mean: 0.6363636363636364 995 1000 utlization;rack_1/BladeEnclosure_3/Node_33/Processor_131;1225666800000;0; 996 1001 utlization;rack_1/BladeEnclosure_3/Node_33/Processor_131;1225678400000;1; 997 utlization;rack_1/BladeEnclosure_3/Node_33/Processor_131;1225 692800000;0;1002 utlization;rack_1/BladeEnclosure_3/Node_33/Processor_131;1225703600000;0; 998 1003 utlization;rack_1/BladeEnclosure_3/Node_33/Processor_131;1225706400000;0; 999 mean: 0. 363636363636363651004 mean: 0.6363636363636364 1000 1005 utlization;rack_1/BladeEnclosure_3/Node_33/Processor_132;1225666800000;0; 1001 1006 utlization;rack_1/BladeEnclosure_3/Node_33/Processor_132;1225678400000;1; 1002 utlization;rack_1/BladeEnclosure_3/Node_33/Processor_132;1225 692800000;0;1007 utlization;rack_1/BladeEnclosure_3/Node_33/Processor_132;1225703600000;0; 1003 1008 utlization;rack_1/BladeEnclosure_3/Node_33/Processor_132;1225706400000;0; 1004 mean: 0. 363636363636363651009 mean: 0.6363636363636364 1005 1010 utlization;rack_1/BladeEnclosure_3/Node_34/Processor_133;1225666800000;0; 1006 1011 utlization;rack_1/BladeEnclosure_3/Node_34/Processor_133;1225678400000;1; 1007 utlization;rack_1/BladeEnclosure_3/Node_34/Processor_133;12256 89200000;0;1012 utlization;rack_1/BladeEnclosure_3/Node_34/Processor_133;1225692800000;0; 1008 1013 utlization;rack_1/BladeEnclosure_3/Node_34/Processor_133;1225706400000;0; 1009 mean: 0. 27272727272727271014 mean: 0.36363636363636365 1010 1015 utlization;rack_1/BladeEnclosure_3/Node_34/Processor_134;1225666800000;0; 1011 1016 utlization;rack_1/BladeEnclosure_3/Node_34/Processor_134;1225678400000;1; 1012 utlization;rack_1/BladeEnclosure_3/Node_34/Processor_134;12256 89200000;0;1017 utlization;rack_1/BladeEnclosure_3/Node_34/Processor_134;1225692800000;0; 1013 1018 utlization;rack_1/BladeEnclosure_3/Node_34/Processor_134;1225706400000;0; 1014 mean: 0. 27272727272727271019 mean: 0.36363636363636365 1015 1020 utlization;rack_1/BladeEnclosure_3/Node_34/Processor_135;1225666800000;0; 1016 1021 utlization;rack_1/BladeEnclosure_3/Node_34/Processor_135;1225678400000;1; 1017 utlization;rack_1/BladeEnclosure_3/Node_34/Processor_135;12256 89200000;0;1022 utlization;rack_1/BladeEnclosure_3/Node_34/Processor_135;1225692800000;0; 1018 1023 utlization;rack_1/BladeEnclosure_3/Node_34/Processor_135;1225706400000;0; 1019 mean: 0. 27272727272727271024 mean: 0.36363636363636365 1020 1025 utlization;rack_1/BladeEnclosure_3/Node_34/Processor_136;1225666800000;0; 1021 1026 utlization;rack_1/BladeEnclosure_3/Node_34/Processor_136;1225678400000;1; 1022 utlization;rack_1/BladeEnclosure_3/Node_34/Processor_136;12256 89200000;0;1027 utlization;rack_1/BladeEnclosure_3/Node_34/Processor_136;1225692800000;0; 1023 1028 utlization;rack_1/BladeEnclosure_3/Node_34/Processor_136;1225706400000;0; 1024 mean: 0. 27272727272727271029 mean: 0.36363636363636365 1025 1030 utlization;rack_1/BladeEnclosure_3/Node_35/Processor_137;1225666800000;0; 1026 utlization;rack_1/BladeEnclosure_3/Node_35/Processor_137;122567 9000000;1;1027 utlization;rack_1/BladeEnclosure_3/Node_35/Processor_137;1225 704200000;0;1031 utlization;rack_1/BladeEnclosure_3/Node_35/Processor_137;1225678400000;1; 1032 utlization;rack_1/BladeEnclosure_3/Node_35/Processor_137;1225689200000;0; 1028 1033 utlization;rack_1/BladeEnclosure_3/Node_35/Processor_137;1225706400000;0; 1029 mean: 0. 63636363636363641034 mean: 0.2727272727272727 1030 1035 utlization;rack_1/BladeEnclosure_3/Node_35/Processor_138;1225666800000;0; 1031 utlization;rack_1/BladeEnclosure_3/Node_35/Processor_138;122567 9000000;1;1032 utlization;rack_1/BladeEnclosure_3/Node_35/Processor_138;1225 704200000;0;1036 utlization;rack_1/BladeEnclosure_3/Node_35/Processor_138;1225678400000;1; 1037 utlization;rack_1/BladeEnclosure_3/Node_35/Processor_138;1225689200000;0; 1033 1038 utlization;rack_1/BladeEnclosure_3/Node_35/Processor_138;1225706400000;0; 1034 mean: 0. 63636363636363641039 mean: 0.2727272727272727 1035 1040 utlization;rack_1/BladeEnclosure_3/Node_35/Processor_139;1225666800000;0; 1036 utlization;rack_1/BladeEnclosure_3/Node_35/Processor_139;122567 9000000;1;1037 utlization;rack_1/BladeEnclosure_3/Node_35/Processor_139;1225 704200000;0;1041 utlization;rack_1/BladeEnclosure_3/Node_35/Processor_139;1225678400000;1; 1042 utlization;rack_1/BladeEnclosure_3/Node_35/Processor_139;1225689200000;0; 1038 1043 utlization;rack_1/BladeEnclosure_3/Node_35/Processor_139;1225706400000;0; 1039 mean: 0. 63636363636363641044 mean: 0.2727272727272727 1040 1045 utlization;rack_1/BladeEnclosure_3/Node_35/Processor_140;1225666800000;0; 1041 utlization;rack_1/BladeEnclosure_3/Node_35/Processor_140;122567 9000000;1;1042 utlization;rack_1/BladeEnclosure_3/Node_35/Processor_140;1225 704200000;0;1046 utlization;rack_1/BladeEnclosure_3/Node_35/Processor_140;1225678400000;1; 1047 utlization;rack_1/BladeEnclosure_3/Node_35/Processor_140;1225689200000;0; 1043 1048 utlization;rack_1/BladeEnclosure_3/Node_35/Processor_140;1225706400000;0; 1044 mean: 0. 63636363636363641049 mean: 0.2727272727272727 1045 1050 utlization;rack_1/BladeEnclosure_3/Node_36/Processor_141;1225666800000;0; 1046 1051 utlization;rack_1/BladeEnclosure_3/Node_36/Processor_141;1225679000000;1; 1047 utlization;rack_1/BladeEnclosure_3/Node_36/Processor_141;1225 686200000;0;1052 utlization;rack_1/BladeEnclosure_3/Node_36/Processor_141;1225704200000;0; 1048 1053 utlization;rack_1/BladeEnclosure_3/Node_36/Processor_141;1225706400000;0; 1049 mean: 0. 181818181818181821054 mean: 0.6363636363636364 1050 1055 utlization;rack_1/BladeEnclosure_3/Node_36/Processor_142;1225666800000;0; 1051 1056 utlization;rack_1/BladeEnclosure_3/Node_36/Processor_142;1225679000000;1; 1052 utlization;rack_1/BladeEnclosure_3/Node_36/Processor_142;1225 686200000;0;1057 utlization;rack_1/BladeEnclosure_3/Node_36/Processor_142;1225704200000;0; 1053 1058 utlization;rack_1/BladeEnclosure_3/Node_36/Processor_142;1225706400000;0; 1054 mean: 0. 181818181818181821059 mean: 0.6363636363636364 1055 1060 utlization;rack_1/BladeEnclosure_3/Node_36/Processor_143;1225666800000;0; 1056 1061 utlization;rack_1/BladeEnclosure_3/Node_36/Processor_143;1225679000000;1; 1057 utlization;rack_1/BladeEnclosure_3/Node_36/Processor_143;1225 686200000;0;1062 utlization;rack_1/BladeEnclosure_3/Node_36/Processor_143;1225704200000;0; 1058 1063 utlization;rack_1/BladeEnclosure_3/Node_36/Processor_143;1225706400000;0; 1059 mean: 0. 181818181818181821064 mean: 0.6363636363636364 1060 1065 utlization;rack_1/BladeEnclosure_3/Node_36/Processor_144;1225666800000;0; 1061 1066 utlization;rack_1/BladeEnclosure_3/Node_36/Processor_144;1225679000000;1; 1062 utlization;rack_1/BladeEnclosure_3/Node_36/Processor_144;1225 686200000;0;1067 utlization;rack_1/BladeEnclosure_3/Node_36/Processor_144;1225704200000;0; 1063 1068 utlization;rack_1/BladeEnclosure_3/Node_36/Processor_144;1225706400000;0; 1064 mean: 0. 181818181818181821069 mean: 0.6363636363636364 1065 1070 utlization;rack_1/BladeEnclosure_3/Node_37/Processor_145;1225666800000;0; 1066 1071 utlization;rack_1/BladeEnclosure_3/Node_37/Processor_145;1225679000000;1; 1067 utlization;rack_1/BladeEnclosure_3/Node_37/Processor_145;122568 9800000;0;1072 utlization;rack_1/BladeEnclosure_3/Node_37/Processor_145;1225686200000;0; 1068 1073 utlization;rack_1/BladeEnclosure_3/Node_37/Processor_145;1225706400000;0; 1069 mean: 0. 27272727272727271074 mean: 0.18181818181818182 1070 1075 utlization;rack_1/BladeEnclosure_3/Node_37/Processor_146;1225666800000;0; 1071 1076 utlization;rack_1/BladeEnclosure_3/Node_37/Processor_146;1225679000000;1; 1072 utlization;rack_1/BladeEnclosure_3/Node_37/Processor_146;122568 9800000;0;1077 utlization;rack_1/BladeEnclosure_3/Node_37/Processor_146;1225686200000;0; 1073 1078 utlization;rack_1/BladeEnclosure_3/Node_37/Processor_146;1225706400000;0; 1074 mean: 0. 27272727272727271079 mean: 0.18181818181818182 1075 1080 utlization;rack_1/BladeEnclosure_3/Node_37/Processor_147;1225666800000;0; 1076 1081 utlization;rack_1/BladeEnclosure_3/Node_37/Processor_147;1225679000000;1; 1077 utlization;rack_1/BladeEnclosure_3/Node_37/Processor_147;122568 9800000;0;1082 utlization;rack_1/BladeEnclosure_3/Node_37/Processor_147;1225686200000;0; 1078 1083 utlization;rack_1/BladeEnclosure_3/Node_37/Processor_147;1225706400000;0; 1079 mean: 0. 27272727272727271084 mean: 0.18181818181818182 1080 1085 utlization;rack_1/BladeEnclosure_3/Node_37/Processor_148;1225666800000;0; 1081 1086 utlization;rack_1/BladeEnclosure_3/Node_37/Processor_148;1225679000000;1; 1082 utlization;rack_1/BladeEnclosure_3/Node_37/Processor_148;122568 9800000;0;1087 utlization;rack_1/BladeEnclosure_3/Node_37/Processor_148;1225686200000;0; 1083 1088 utlization;rack_1/BladeEnclosure_3/Node_37/Processor_148;1225706400000;0; 1084 mean: 0. 27272727272727271089 mean: 0.18181818181818182 1085 1090 utlization;rack_1/BladeEnclosure_3/Node_38/Processor_149;1225666800000;0; 1091 utlization;rack_1/BladeEnclosure_3/Node_38/Processor_149;1225679000000;1; 1092 utlization;rack_1/BladeEnclosure_3/Node_38/Processor_149;1225689800000;0; 1086 1093 utlization;rack_1/BladeEnclosure_3/Node_38/Processor_149;1225706400000;0; 1087 mean: 0. 01094 mean: 0.2727272727272727 1088 1095 utlization;rack_1/BladeEnclosure_3/Node_38/Processor_150;1225666800000;0; 1096 utlization;rack_1/BladeEnclosure_3/Node_38/Processor_150;1225679000000;1; 1097 utlization;rack_1/BladeEnclosure_3/Node_38/Processor_150;1225689800000;0; 1089 1098 utlization;rack_1/BladeEnclosure_3/Node_38/Processor_150;1225706400000;0; 1090 mean: 0. 01099 mean: 0.2727272727272727 1091 1100 utlization;rack_1/BladeEnclosure_3/Node_38/Processor_151;1225666800000;0; 1101 utlization;rack_1/BladeEnclosure_3/Node_38/Processor_151;1225679000000;1; 1102 utlization;rack_1/BladeEnclosure_3/Node_38/Processor_151;1225689800000;0; 1092 1103 utlization;rack_1/BladeEnclosure_3/Node_38/Processor_151;1225706400000;0; 1093 mean: 0. 01104 mean: 0.2727272727272727 1094 1105 utlization;rack_1/BladeEnclosure_3/Node_38/Processor_152;1225666800000;0; 1106 utlization;rack_1/BladeEnclosure_3/Node_38/Processor_152;1225679000000;1; 1107 utlization;rack_1/BladeEnclosure_3/Node_38/Processor_152;1225689800000;0; 1095 1108 utlization;rack_1/BladeEnclosure_3/Node_38/Processor_152;1225706400000;0; 1096 mean: 0. 01109 mean: 0.2727272727272727 1097 1110 utlization;rack_1/BladeEnclosure_3/Node_39/Processor_153;1225666800000;0; 1098 1111 utlization;rack_1/BladeEnclosure_3/Node_39/Processor_153;1225706400000;0; -
DCWoRMS/branches/coolemall/example/airflowEstimation_result/Stats_Simulation_1_Simulation.txt
r1476 r1559 4 4 Makespan;39,600;0;0;39,600;39,600;39,600;1; 5 5 Resources queue length;0.308;0;0;0.308;0.308;0.308;1; 6 Resources total load;0.21 ;0;0;0.21;0.21;0.21;1;7 Energy usage;1,7 32.143;2,234.998;4,995,216.837;0;8,250;145,500;84;8 Task completion time; 20,008.163;9,216.22;84,938,708.871;7,200;39,600;980,400;49;9 Task execution time;14, 253.061;7,661.276;58,695,143.69;7,200;28,800;698,400;49;10 Task start time;0;0;0;0;0;0; 49;11 Task flow time;14, 253.061;7,661.276;58,695,143.69;7,200;28,800;698,400;49;12 Task waiting time;0;0;0;0;0;0; 49;13 Task lateness;0;0;0;0;0;0; 49;14 Task tardiness;0;0;0;0;0;0; 49;6 Resources total load;0.212;0;0;0.212;0.212;0.212;1; 7 Energy usage;1,750;2,227.066;4,959,821.429;0;8,250;147,000;84; 8 Task completion time;19,932;9,139.156;83,524,176;7,200;39,600;996,600;50; 9 Task execution time;14,112;7,648.285;58,496,256;7,200;28,800;705,600;50; 10 Task start time;0;0;0;0;0;0;50; 11 Task flow time;14,112;7,648.285;58,496,256;7,200;28,800;705,600;50; 12 Task waiting time;0;0;0;0;0;0;50; 13 Task lateness;0;0;0;0;0;0;50; 14 Task tardiness;0;0;0;0;0;0;50; -
DCWoRMS/branches/coolemall/example/airflowEstimation_result/Stats_Simulation_1_Tasks.txt
r1486 r1559 1 1 JobID;TaskID;UserDN;SchedName;CpuCnt;ExecStartDate;ExecFinishDate;ExecEndDate;GB_SubDate;LB_SubDate;CompletionTime;ExecStartTime;ExecutionTime;ReadyTime;StartTime;FlowTime;WaitingTime;GQ_WaitingTime;Lateness;Tardiness;ReservStartDate;ReservFinishDate;HostNames;ProcessorName;Energy;AppName; 2 1;1;-1;cluster;4;1225666800;1225674000;1225674000;1225666800;1225666800;7200;0;7200;0;0;7200;0;0;0;0;0;0;[rack_1/BladeEnclosure_1/Node_1];[rack_1/BladeEnclosure_1/Node_1/Processor_ 2, rack_1/BladeEnclosure_1/Node_1/Processor_1, rack_1/BladeEnclosure_1/Node_1/Processor_4, rack_1/BladeEnclosure_1/Node_1/Processor_3];0;null;3 2;2;-1;cluster;4;1225666800;1225695600;1225695600;1225666800;1225666800;28800;0;28800;0;0;28800;0;0;0;0;0;0;[rack_1/BladeEnclosure_1/Node_2];[rack_1/BladeEnclosure_1/Node_2/Processor_ 7, rack_1/BladeEnclosure_1/Node_2/Processor_6, rack_1/BladeEnclosure_1/Node_2/Processor_8, rack_1/BladeEnclosure_1/Node_2/Processor_5];0;null;4 3;3;-1;cluster;4;1225666800;1225674000;1225674000;1225666800;1225666800;7200;0;7200;0;0;7200;0;0;0;0;0;0;[rack_1/BladeEnclosure_1/Node_3];[rack_1/BladeEnclosure_1/Node_3/Processor_1 2, rack_1/BladeEnclosure_1/Node_3/Processor_10, rack_1/BladeEnclosure_1/Node_3/Processor_11, rack_1/BladeEnclosure_1/Node_3/Processor_9];0;null;5 4;4;-1;cluster;4;1225666800;1225674000;1225674000;1225666800;1225666800;7200;0;7200;0;0;7200;0;0;0;0;0;0;[rack_1/BladeEnclosure_1/Node_4];[rack_1/BladeEnclosure_1/Node_4/Processor_1 6, rack_1/BladeEnclosure_1/Node_4/Processor_15, rack_1/BladeEnclosure_1/Node_4/Processor_14, rack_1/BladeEnclosure_1/Node_4/Processor_13];0;null;6 5;5;-1;cluster;4;1225666800;1225674000;1225674000;1225666800;1225666800;7200;0;7200;0;0;7200;0;0;0;0;0;0;[rack_1/BladeEnclosure_1/Node_5];[rack_1/BladeEnclosure_1/Node_5/Processor_20, rack_1/BladeEnclosure_1/Node_5/Processor_1 9, rack_1/BladeEnclosure_1/Node_5/Processor_18, rack_1/BladeEnclosure_1/Node_5/Processor_17];0;null;7 6;6;-1;cluster;4;1225666800;1225677600;1225677600;1225666800;1225666800;10800;0;10800;0;0;10800;0;0;0;0;0;0;[rack_1/BladeEnclosure_1/Node_6];[rack_1/BladeEnclosure_1/Node_6/Processor_2 4, rack_1/BladeEnclosure_1/Node_6/Processor_22, rack_1/BladeEnclosure_1/Node_6/Processor_23, rack_1/BladeEnclosure_1/Node_6/Processor_21];0;null;8 7;7;-1;cluster;4;1225666800;1225681200;1225681200;1225666800;1225666800;14400;0;14400;0;0;14400;0;0;0;0;0;0;[rack_1/BladeEnclosure_1/Node_7];[rack_1/BladeEnclosure_1/Node_7/Processor_2 5, rack_1/BladeEnclosure_1/Node_7/Processor_26, rack_1/BladeEnclosure_1/Node_7/Processor_27, rack_1/BladeEnclosure_1/Node_7/Processor_28];0;null;9 8;8;-1;cluster;4;1225666800;1225695600;1225695600;1225666800;1225666800;28800;0;28800;0;0;28800;0;0;0;0;0;0;[rack_1/BladeEnclosure_1/Node_8];[rack_1/BladeEnclosure_1/Node_8/Processor_29, rack_1/BladeEnclosure_1/Node_8/Processor_3 1, rack_1/BladeEnclosure_1/Node_8/Processor_32, rack_1/BladeEnclosure_1/Node_8/Processor_30];0;null;10 9;9;-1;cluster;4;1225666800;1225674000;1225674000;1225666800;1225666800;7200;0;7200;0;0;7200;0;0;0;0;0;0;[rack_1/BladeEnclosure_1/Node_9];[rack_1/BladeEnclosure_1/Node_9/Processor_33, rack_1/BladeEnclosure_1/Node_9/Processor_3 5, rack_1/BladeEnclosure_1/Node_9/Processor_34, rack_1/BladeEnclosure_1/Node_9/Processor_36];0;null;11 10;10;-1;cluster;4;1225666800;1225677600;1225677600;1225666800;1225666800;10800;0;10800;0;0;10800;0;0;0;0;0;0;[rack_1/BladeEnclosure_1/Node_10];[rack_1/BladeEnclosure_1/Node_10/Processor_40, rack_1/BladeEnclosure_1/Node_10/Processor_37, rack_1/BladeEnclosure_1/Node_10/Processor_3 8, rack_1/BladeEnclosure_1/Node_10/Processor_39];0;null;2 1;1;-1;cluster;4;1225666800;1225674000;1225674000;1225666800;1225666800;7200;0;7200;0;0;7200;0;0;0;0;0;0;[rack_1/BladeEnclosure_1/Node_1];[rack_1/BladeEnclosure_1/Node_1/Processor_4, rack_1/BladeEnclosure_1/Node_1/Processor_3, rack_1/BladeEnclosure_1/Node_1/Processor_2, rack_1/BladeEnclosure_1/Node_1/Processor_1];0;null; 3 2;2;-1;cluster;4;1225666800;1225695600;1225695600;1225666800;1225666800;28800;0;28800;0;0;28800;0;0;0;0;0;0;[rack_1/BladeEnclosure_1/Node_2];[rack_1/BladeEnclosure_1/Node_2/Processor_5, rack_1/BladeEnclosure_1/Node_2/Processor_6, rack_1/BladeEnclosure_1/Node_2/Processor_7, rack_1/BladeEnclosure_1/Node_2/Processor_8];0;null; 4 3;3;-1;cluster;4;1225666800;1225674000;1225674000;1225666800;1225666800;7200;0;7200;0;0;7200;0;0;0;0;0;0;[rack_1/BladeEnclosure_1/Node_3];[rack_1/BladeEnclosure_1/Node_3/Processor_10, rack_1/BladeEnclosure_1/Node_3/Processor_11, rack_1/BladeEnclosure_1/Node_3/Processor_12, rack_1/BladeEnclosure_1/Node_3/Processor_9];0;null; 5 4;4;-1;cluster;4;1225666800;1225674000;1225674000;1225666800;1225666800;7200;0;7200;0;0;7200;0;0;0;0;0;0;[rack_1/BladeEnclosure_1/Node_4];[rack_1/BladeEnclosure_1/Node_4/Processor_15, rack_1/BladeEnclosure_1/Node_4/Processor_16, rack_1/BladeEnclosure_1/Node_4/Processor_13, rack_1/BladeEnclosure_1/Node_4/Processor_14];0;null; 6 5;5;-1;cluster;4;1225666800;1225674000;1225674000;1225666800;1225666800;7200;0;7200;0;0;7200;0;0;0;0;0;0;[rack_1/BladeEnclosure_1/Node_5];[rack_1/BladeEnclosure_1/Node_5/Processor_20, rack_1/BladeEnclosure_1/Node_5/Processor_17, rack_1/BladeEnclosure_1/Node_5/Processor_18, rack_1/BladeEnclosure_1/Node_5/Processor_19];0;null; 7 6;6;-1;cluster;4;1225666800;1225677600;1225677600;1225666800;1225666800;10800;0;10800;0;0;10800;0;0;0;0;0;0;[rack_1/BladeEnclosure_1/Node_6];[rack_1/BladeEnclosure_1/Node_6/Processor_21, rack_1/BladeEnclosure_1/Node_6/Processor_23, rack_1/BladeEnclosure_1/Node_6/Processor_22, rack_1/BladeEnclosure_1/Node_6/Processor_24];0;null; 8 7;7;-1;cluster;4;1225666800;1225681200;1225681200;1225666800;1225666800;14400;0;14400;0;0;14400;0;0;0;0;0;0;[rack_1/BladeEnclosure_1/Node_7];[rack_1/BladeEnclosure_1/Node_7/Processor_28, rack_1/BladeEnclosure_1/Node_7/Processor_27, rack_1/BladeEnclosure_1/Node_7/Processor_26, rack_1/BladeEnclosure_1/Node_7/Processor_25];0;null; 9 8;8;-1;cluster;4;1225666800;1225695600;1225695600;1225666800;1225666800;28800;0;28800;0;0;28800;0;0;0;0;0;0;[rack_1/BladeEnclosure_1/Node_8];[rack_1/BladeEnclosure_1/Node_8/Processor_29, rack_1/BladeEnclosure_1/Node_8/Processor_30, rack_1/BladeEnclosure_1/Node_8/Processor_32, rack_1/BladeEnclosure_1/Node_8/Processor_31];0;null; 10 9;9;-1;cluster;4;1225666800;1225674000;1225674000;1225666800;1225666800;7200;0;7200;0;0;7200;0;0;0;0;0;0;[rack_1/BladeEnclosure_1/Node_9];[rack_1/BladeEnclosure_1/Node_9/Processor_33, rack_1/BladeEnclosure_1/Node_9/Processor_36, rack_1/BladeEnclosure_1/Node_9/Processor_35, rack_1/BladeEnclosure_1/Node_9/Processor_34];0;null; 11 10;10;-1;cluster;4;1225666800;1225677600;1225677600;1225666800;1225666800;10800;0;10800;0;0;10800;0;0;0;0;0;0;[rack_1/BladeEnclosure_1/Node_10];[rack_1/BladeEnclosure_1/Node_10/Processor_40, rack_1/BladeEnclosure_1/Node_10/Processor_37, rack_1/BladeEnclosure_1/Node_10/Processor_39, rack_1/BladeEnclosure_1/Node_10/Processor_38];0;null; 12 12 11;11;-1;cluster;4;1225666800;1225681200;1225681200;1225666800;1225666800;14400;0;14400;0;0;14400;0;0;0;0;0;0;[rack_1/BladeEnclosure_1/Node_11];[rack_1/BladeEnclosure_1/Node_11/Processor_43, rack_1/BladeEnclosure_1/Node_11/Processor_42, rack_1/BladeEnclosure_1/Node_11/Processor_41, rack_1/BladeEnclosure_1/Node_11/Processor_44];0;null; 13 12;12;-1;cluster;4;1225666800;1225695600;1225695600;1225666800;1225666800;28800;0;28800;0;0;28800;0;0;0;0;0;0;[rack_1/BladeEnclosure_1/Node_12];[rack_1/BladeEnclosure_1/Node_12/Processor_4 8, rack_1/BladeEnclosure_1/Node_12/Processor_47, rack_1/BladeEnclosure_1/Node_12/Processor_46, rack_1/BladeEnclosure_1/Node_12/Processor_45];0;null;13 12;12;-1;cluster;4;1225666800;1225695600;1225695600;1225666800;1225666800;28800;0;28800;0;0;28800;0;0;0;0;0;0;[rack_1/BladeEnclosure_1/Node_12];[rack_1/BladeEnclosure_1/Node_12/Processor_45, rack_1/BladeEnclosure_1/Node_12/Processor_46, rack_1/BladeEnclosure_1/Node_12/Processor_47, rack_1/BladeEnclosure_1/Node_12/Processor_48];0;null; 14 14 13;13;-1;cluster;4;1225666800;1225674000;1225674000;1225666800;1225666800;7200;0;7200;0;0;7200;0;0;0;0;0;0;[rack_1/BladeEnclosure_1/Node_13];[rack_1/BladeEnclosure_1/Node_13/Processor_51, rack_1/BladeEnclosure_1/Node_13/Processor_52, rack_1/BladeEnclosure_1/Node_13/Processor_50, rack_1/BladeEnclosure_1/Node_13/Processor_49];0;null; 15 14;14;-1;cluster;4;1225668600;1225690200;1225690200;1225668600;1225668600;23400;1800;21600;1800;0;21600;0;0;0;0;0;0;[rack_1/BladeEnclosure_1/Node_14];[rack_1/BladeEnclosure_1/Node_14/Processor_5 4, rack_1/BladeEnclosure_1/Node_14/Processor_55, rack_1/BladeEnclosure_1/Node_14/Processor_56, rack_1/BladeEnclosure_1/Node_14/Processor_53];0;null;16 15;15;-1;cluster;4;1225668600;1225693800;1225693800;1225668600;1225668600;27000;1800;25200;1800;0;25200;0;0;0;0;0;0;[rack_1/BladeEnclosure_2/Node_15];[rack_1/BladeEnclosure_2/Node_15/Processor_ 58, rack_1/BladeEnclosure_2/Node_15/Processor_59, rack_1/BladeEnclosure_2/Node_15/Processor_60, rack_1/BladeEnclosure_2/Node_15/Processor_57];0;null;17 16;16;-1;cluster;4;1225668600;1225690200;1225690200;1225668600;1225668600;23400;1800;21600;1800;0;21600;0;0;0;0;0;0;[rack_1/BladeEnclosure_2/Node_16];[rack_1/BladeEnclosure_2/Node_16/Processor_64, rack_1/BladeEnclosure_2/Node_16/Processor_61, rack_1/BladeEnclosure_2/Node_16/Processor_6 2, rack_1/BladeEnclosure_2/Node_16/Processor_63];0;null;18 17;17;-1;cluster;4;1225668600;1225693800;1225693800;1225668600;1225668600;27000;1800;25200;1800;0;25200;0;0;0;0;0;0;[rack_1/BladeEnclosure_2/Node_17];[rack_1/BladeEnclosure_2/Node_17/Processor_6 7, rack_1/BladeEnclosure_2/Node_17/Processor_68, rack_1/BladeEnclosure_2/Node_17/Processor_65, rack_1/BladeEnclosure_2/Node_17/Processor_66];0;null;19 18;18;-1;cluster;4;1225670400;1225684800;1225684800;1225670400;1225670400;18000;3600;14400;3600;0;14400;0;0;0;0;0;0;[rack_1/BladeEnclosure_2/Node_18];[rack_1/BladeEnclosure_2/Node_18/Processor_ 70, rack_1/BladeEnclosure_2/Node_18/Processor_72, rack_1/BladeEnclosure_2/Node_18/Processor_71, rack_1/BladeEnclosure_2/Node_18/Processor_69];0;null;20 19;19;-1;cluster;4;1225670400;1225681200;1225681200;1225670400;1225670400;14400;3600;10800;3600;0;10800;0;0;0;0;0;0;[rack_1/BladeEnclosure_2/Node_19];[rack_1/BladeEnclosure_2/Node_19/Processor_7 5, rack_1/BladeEnclosure_2/Node_19/Processor_74, rack_1/BladeEnclosure_2/Node_19/Processor_76, rack_1/BladeEnclosure_2/Node_19/Processor_73];0;null;15 14;14;-1;cluster;4;1225668600;1225690200;1225690200;1225668600;1225668600;23400;1800;21600;1800;0;21600;0;0;0;0;0;0;[rack_1/BladeEnclosure_1/Node_14];[rack_1/BladeEnclosure_1/Node_14/Processor_53, rack_1/BladeEnclosure_1/Node_14/Processor_54, rack_1/BladeEnclosure_1/Node_14/Processor_55, rack_1/BladeEnclosure_1/Node_14/Processor_56];0;null; 16 15;15;-1;cluster;4;1225668600;1225693800;1225693800;1225668600;1225668600;27000;1800;25200;1800;0;25200;0;0;0;0;0;0;[rack_1/BladeEnclosure_2/Node_15];[rack_1/BladeEnclosure_2/Node_15/Processor_60, rack_1/BladeEnclosure_2/Node_15/Processor_59, rack_1/BladeEnclosure_2/Node_15/Processor_58, rack_1/BladeEnclosure_2/Node_15/Processor_57];0;null; 17 16;16;-1;cluster;4;1225668600;1225690200;1225690200;1225668600;1225668600;23400;1800;21600;1800;0;21600;0;0;0;0;0;0;[rack_1/BladeEnclosure_2/Node_16];[rack_1/BladeEnclosure_2/Node_16/Processor_64, rack_1/BladeEnclosure_2/Node_16/Processor_61, rack_1/BladeEnclosure_2/Node_16/Processor_63, rack_1/BladeEnclosure_2/Node_16/Processor_62];0;null; 18 17;17;-1;cluster;4;1225668600;1225693800;1225693800;1225668600;1225668600;27000;1800;25200;1800;0;25200;0;0;0;0;0;0;[rack_1/BladeEnclosure_2/Node_17];[rack_1/BladeEnclosure_2/Node_17/Processor_68, rack_1/BladeEnclosure_2/Node_17/Processor_67, rack_1/BladeEnclosure_2/Node_17/Processor_66, rack_1/BladeEnclosure_2/Node_17/Processor_65];0;null; 19 18;18;-1;cluster;4;1225670400;1225684800;1225684800;1225670400;1225670400;18000;3600;14400;3600;0;14400;0;0;0;0;0;0;[rack_1/BladeEnclosure_2/Node_18];[rack_1/BladeEnclosure_2/Node_18/Processor_69, rack_1/BladeEnclosure_2/Node_18/Processor_70, rack_1/BladeEnclosure_2/Node_18/Processor_72, rack_1/BladeEnclosure_2/Node_18/Processor_71];0;null; 20 19;19;-1;cluster;4;1225670400;1225681200;1225681200;1225670400;1225670400;14400;3600;10800;3600;0;10800;0;0;0;0;0;0;[rack_1/BladeEnclosure_2/Node_19];[rack_1/BladeEnclosure_2/Node_19/Processor_73, rack_1/BladeEnclosure_2/Node_19/Processor_76, rack_1/BladeEnclosure_2/Node_19/Processor_75, rack_1/BladeEnclosure_2/Node_19/Processor_74];0;null; 21 21 20;20;-1;cluster;4;1225670400;1225677600;1225677600;1225670400;1225670400;10800;3600;7200;3600;0;7200;0;0;0;0;0;0;[rack_1/BladeEnclosure_2/Node_20];[rack_1/BladeEnclosure_2/Node_20/Processor_78, rack_1/BladeEnclosure_2/Node_20/Processor_79, rack_1/BladeEnclosure_2/Node_20/Processor_77, rack_1/BladeEnclosure_2/Node_20/Processor_80];0;null; 22 21;21;-1;cluster;4;1225670400;1225677600;1225677600;1225670400;1225670400;10800;3600;7200;3600;0;7200;0;0;0;0;0;0;[rack_1/BladeEnclosure_2/Node_21];[rack_1/BladeEnclosure_2/Node_21/Processor_84, rack_1/BladeEnclosure_2/Node_21/Processor_83, rack_1/BladeEnclosure_2/Node_21/Processor_82, rack_1/BladeEnclosure_2/Node_21/Processor_81];0;null; 23 22;22;-1;cluster;4;1225670400;1225684800;1225684800;1225670400;1225670400;18000;3600;14400;3600;0;14400;0;0;0;0;0;0;[rack_1/BladeEnclosure_2/Node_22];[rack_1/BladeEnclosure_2/Node_22/Processor_88, rack_1/BladeEnclosure_2/Node_22/Processor_87, rack_1/BladeEnclosure_2/Node_22/Processor_86, rack_1/BladeEnclosure_2/Node_22/Processor_85];0;null; 24 23;23;-1;cluster;4;1225670400;1225681200;1225681200;1225670400;1225670400;14400;3600;10800;3600;0;10800;0;0;0;0;0;0;[rack_1/BladeEnclosure_2/Node_23];[rack_1/BladeEnclosure_2/Node_23/Processor_89, rack_1/BladeEnclosure_2/Node_23/Processor_92, rack_1/BladeEnclosure_2/Node_23/Processor_91, rack_1/BladeEnclosure_2/Node_23/Processor_90];0;null; 25 24;24;-1;cluster;4;1225670400;1225677600;1225677600;1225670400;1225670400;10800;3600;7200;3600;0;7200;0;0;0;0;0;0;[rack_1/BladeEnclosure_2/Node_24];[rack_1/BladeEnclosure_2/Node_24/Processor_96, rack_1/BladeEnclosure_2/Node_24/Processor_94, rack_1/BladeEnclosure_2/Node_24/Processor_95, rack_1/BladeEnclosure_2/Node_24/Processor_93];0;null; 26 25;25;-1;cluster;4;1225670400;1225677600;1225677600;1225670400;1225670400;10800;3600;7200;3600;0;7200;0;0;0;0;0;0;[rack_1/BladeEnclosure_2/Node_25];[rack_1/BladeEnclosure_2/Node_25/Processor_99, rack_1/BladeEnclosure_2/Node_25/Processor_100, rack_1/BladeEnclosure_2/Node_25/Processor_97, rack_1/BladeEnclosure_2/Node_25/Processor_98];0;null; 27 26;26;-1;cluster;4;1225674000;1225681200;1225681200;1225674000;1225674000;14400;7200;7200;7200;0;7200;0;0;0;0;0;0;[rack_1/BladeEnclosure_1/Node_1];[rack_1/BladeEnclosure_1/Node_1/Processor_2, rack_1/BladeEnclosure_1/Node_1/Processor_1, rack_1/BladeEnclosure_1/Node_1/Processor_4, rack_1/BladeEnclosure_1/Node_1/Processor_3];0;null; 28 27;27;-1;cluster;4;1225674000;1225681200;1225681200;1225674000;1225674000;14400;7200;7200;7200;0;7200;0;0;0;0;0;0;[rack_1/BladeEnclosure_1/Node_3];[rack_1/BladeEnclosure_1/Node_3/Processor_12, rack_1/BladeEnclosure_1/Node_3/Processor_10, rack_1/BladeEnclosure_1/Node_3/Processor_11, rack_1/BladeEnclosure_1/Node_3/Processor_9];0;null; 29 28;28;-1;cluster;4;1225674000;1225681200;1225681200;1225674000;1225674000;14400;7200;7200;7200;0;7200;0;0;0;0;0;0;[rack_1/BladeEnclosure_1/Node_4];[rack_1/BladeEnclosure_1/Node_4/Processor_16, rack_1/BladeEnclosure_1/Node_4/Processor_15, rack_1/BladeEnclosure_1/Node_4/Processor_14, rack_1/BladeEnclosure_1/Node_4/Processor_13];0;null; 30 29;29;-1;cluster;4;1225674000;1225684800;1225684800;1225674000;1225674000;18000;7200;10800;7200;0;10800;0;0;0;0;0;0;[rack_1/BladeEnclosure_1/Node_5];[rack_1/BladeEnclosure_1/Node_5/Processor_20, rack_1/BladeEnclosure_1/Node_5/Processor_19, rack_1/BladeEnclosure_1/Node_5/Processor_18, rack_1/BladeEnclosure_1/Node_5/Processor_17];0;null; 31 30;30;-1;cluster;4;1225677600;1225684800;1225684800;1225677600;1225677600;18000;10800;7200;10800;0;7200;0;0;0;0;0;0;[rack_1/BladeEnclosure_1/Node_6];[rack_1/BladeEnclosure_1/Node_6/Processor_24, rack_1/BladeEnclosure_1/Node_6/Processor_22, rack_1/BladeEnclosure_1/Node_6/Processor_23, rack_1/BladeEnclosure_1/Node_6/Processor_21];0;null; 32 31;31;-1;cluster;4;1225675800;1225686600;1225686600;1225675800;1225675800;19800;9000;10800;9000;0;10800;0;0;0;0;0;0;[rack_1/BladeEnclosure_1/Node_9];[rack_1/BladeEnclosure_1/Node_9/Processor_33, rack_1/BladeEnclosure_1/Node_9/Processor_35, rack_1/BladeEnclosure_1/Node_9/Processor_34, rack_1/BladeEnclosure_1/Node_9/Processor_36];0;null; 33 32;32;-1;cluster;4;1225675800;1225683000;1225683000;1225675800;1225675800;16200;9000;7200;9000;0;7200;0;0;0;0;0;0;[rack_1/BladeEnclosure_1/Node_13];[rack_1/BladeEnclosure_1/Node_13/Processor_51, rack_1/BladeEnclosure_1/Node_13/Processor_52, rack_1/BladeEnclosure_1/Node_13/Processor_50, rack_1/BladeEnclosure_1/Node_13/Processor_49];0;null; 34 33;33;-1;cluster;4;1225675800;1225686600;1225686600;1225675800;1225675800;19800;9000;10800;9000;0;10800;0;0;0;0;0;0;[rack_1/BladeEnclosure_2/Node_26];[rack_1/BladeEnclosure_2/Node_26/Processor_102, rack_1/BladeEnclosure_2/Node_26/Processor_103, rack_1/BladeEnclosure_2/Node_26/Processor_104, rack_1/BladeEnclosure_2/Node_26/Processor_101];0;null; 35 34;34;-1;cluster;4;1225676400;1225690800;1225690800;1225676400;1225676400;24000;9600;14400;9600;0;14400;0;0;0;0;0;0;[rack_1/BladeEnclosure_2/Node_27];[rack_1/BladeEnclosure_2/Node_27/Processor_106, rack_1/BladeEnclosure_2/Node_27/Processor_105, rack_1/BladeEnclosure_2/Node_27/Processor_108, rack_1/BladeEnclosure_2/Node_27/Processor_107];0;null; 36 35;35;-1;cluster;4;1225676400;1225690800;1225690800;1225676400;1225676400;24000;9600;14400;9600;0;14400;0;0;0;0;0;0;[rack_1/BladeEnclosure_2/Node_28];[rack_1/BladeEnclosure_2/Node_28/Processor_110, rack_1/BladeEnclosure_2/Node_28/Processor_111, rack_1/BladeEnclosure_2/Node_28/Processor_112, rack_1/BladeEnclosure_2/Node_28/Processor_109];0;null; 37 36;36;-1;cluster;4;1225677600;1225706400;1225706400;1225677600;1225677600;39600;10800;28800;10800;0;28800;0;0;0;0;0;0;[rack_1/BladeEnclosure_1/Node_10];[rack_1/BladeEnclosure_1/Node_10/Processor_40, rack_1/BladeEnclosure_1/Node_10/Processor_37, rack_1/BladeEnclosure_1/Node_10/Processor_38, rack_1/BladeEnclosure_1/Node_10/Processor_39];0;null; 38 37;37;-1;cluster;4;1225677600;1225684800;1225684800;1225677600;1225677600;18000;10800;7200;10800;0;7200;0;0;0;0;0;0;[rack_1/BladeEnclosure_2/Node_20];[rack_1/BladeEnclosure_2/Node_20/Processor_78, rack_1/BladeEnclosure_2/Node_20/Processor_79, rack_1/BladeEnclosure_2/Node_20/Processor_77, rack_1/BladeEnclosure_2/Node_20/Processor_80];0;null; 39 38;38;-1;cluster;4;1225677600;1225699200;1225699200;1225677600;1225677600;32400;10800;21600;10800;0;21600;0;0;0;0;0;0;[rack_1/BladeEnclosure_2/Node_21];[rack_1/BladeEnclosure_2/Node_21/Processor_84, rack_1/BladeEnclosure_2/Node_21/Processor_83, rack_1/BladeEnclosure_2/Node_21/Processor_82, rack_1/BladeEnclosure_2/Node_21/Processor_81];0;null; 40 39;39;-1;cluster;4;1225677600;1225706400;1225706400;1225677600;1225677600;39600;10800;28800;10800;0;28800;0;0;0;0;0;0;[rack_1/BladeEnclosure_2/Node_24];[rack_1/BladeEnclosure_2/Node_24/Processor_96, rack_1/BladeEnclosure_2/Node_24/Processor_94, rack_1/BladeEnclosure_2/Node_24/Processor_95, rack_1/BladeEnclosure_2/Node_24/Processor_93];0;null; 41 41;41;-1;cluster;4;1225677600;1225699200;1225699200;1225677600;1225677600;32400;10800;21600;10800;0;21600;0;0;0;0;0;0;[rack_1/BladeEnclosure_2/Node_25];[rack_1/BladeEnclosure_2/Node_25/Processor_99, rack_1/BladeEnclosure_2/Node_25/Processor_100, rack_1/BladeEnclosure_2/Node_25/Processor_97, rack_1/BladeEnclosure_2/Node_25/Processor_98];0;null; 42 42;42;-1;cluster;4;1225678400;1225703600;1225703600;1225678400;1225678400;36800;11600;25200;11600;0;25200;0;0;0;0;0;0;[rack_1/BladeEnclosure_3/Node_29];[rack_1/BladeEnclosure_3/Node_29/Processor_115, rack_1/BladeEnclosure_3/Node_29/Processor_116, rack_1/BladeEnclosure_3/Node_29/Processor_113, rack_1/BladeEnclosure_3/Node_29/Processor_114];0;null; 43 43;43;-1;cluster;4;1225678400;1225692800;1225692800;1225678400;1225678400;26000;11600;14400;11600;0;14400;0;0;0;0;0;0;[rack_1/BladeEnclosure_3/Node_30];[rack_1/BladeEnclosure_3/Node_30/Processor_119, rack_1/BladeEnclosure_3/Node_30/Processor_118, rack_1/BladeEnclosure_3/Node_30/Processor_117, rack_1/BladeEnclosure_3/Node_30/Processor_120];0;null; 44 44;44;-1;cluster;4;1225678400;1225685600;1225685600;1225678400;1225678400;18800;11600;7200;11600;0;7200;0;0;0;0;0;0;[rack_1/BladeEnclosure_3/Node_31];[rack_1/BladeEnclosure_3/Node_31/Processor_121, rack_1/BladeEnclosure_3/Node_31/Processor_122, rack_1/BladeEnclosure_3/Node_31/Processor_123, rack_1/BladeEnclosure_3/Node_31/Processor_124];0;null; 45 45;45;-1;cluster;4;1225678400;1225703600;1225703600;1225678400;1225678400;36800;11600;25200;11600;0;25200;0;0;0;0;0;0;[rack_1/BladeEnclosure_3/Node_32];[rack_1/BladeEnclosure_3/Node_32/Processor_126, rack_1/BladeEnclosure_3/Node_32/Processor_127, rack_1/BladeEnclosure_3/Node_32/Processor_125, rack_1/BladeEnclosure_3/Node_32/Processor_128];0;null; 46 46;46;-1;cluster;4;1225678400;1225692800;1225692800;1225678400;1225678400;26000;11600;14400;11600;0;14400;0;0;0;0;0;0;[rack_1/BladeEnclosure_3/Node_33];[rack_1/BladeEnclosure_3/Node_33/Processor_129, rack_1/BladeEnclosure_3/Node_33/Processor_131, rack_1/BladeEnclosure_3/Node_33/Processor_130, rack_1/BladeEnclosure_3/Node_33/Processor_132];0;null; 47 47;47;-1;cluster;4;1225678400;1225689200;1225689200;1225678400;1225678400;22400;11600;10800;11600;0;10800;0;0;0;0;0;0;[rack_1/BladeEnclosure_3/Node_34];[rack_1/BladeEnclosure_3/Node_34/Processor_133, rack_1/BladeEnclosure_3/Node_34/Processor_134, rack_1/BladeEnclosure_3/Node_34/Processor_135, rack_1/BladeEnclosure_3/Node_34/Processor_136];0;null; 48 48;48;-1;cluster;4;1225679000;1225704200;1225704200;1225679000;1225679000;37400;12200;25200;12200;0;25200;0;0;0;0;0;0;[rack_1/BladeEnclosure_3/Node_35];[rack_1/BladeEnclosure_3/Node_35/Processor_140, rack_1/BladeEnclosure_3/Node_35/Processor_137, rack_1/BladeEnclosure_3/Node_35/Processor_139, rack_1/BladeEnclosure_3/Node_35/Processor_138];0;null; 49 49;49;-1;cluster;4;1225679000;1225686200;1225686200;1225679000;1225679000;19400;12200;7200;12200;0;7200;0;0;0;0;0;0;[rack_1/BladeEnclosure_3/Node_36];[rack_1/BladeEnclosure_3/Node_36/Processor_142, rack_1/BladeEnclosure_3/Node_36/Processor_143, rack_1/BladeEnclosure_3/Node_36/Processor_144, rack_1/BladeEnclosure_3/Node_36/Processor_141];0;null; 50 50;50;-1;cluster;4;1225679000;1225689800;1225689800;1225679000;1225679000;23000;12200;10800;12200;0;10800;0;0;0;0;0;0;[rack_1/BladeEnclosure_3/Node_37];[rack_1/BladeEnclosure_3/Node_37/Processor_145, rack_1/BladeEnclosure_3/Node_37/Processor_146, rack_1/BladeEnclosure_3/Node_37/Processor_147, rack_1/BladeEnclosure_3/Node_37/Processor_148];0;null; 22 21;21;-1;cluster;4;1225670400;1225677600;1225677600;1225670400;1225670400;10800;3600;7200;3600;0;7200;0;0;0;0;0;0;[rack_1/BladeEnclosure_2/Node_21];[rack_1/BladeEnclosure_2/Node_21/Processor_84, rack_1/BladeEnclosure_2/Node_21/Processor_81, rack_1/BladeEnclosure_2/Node_21/Processor_82, rack_1/BladeEnclosure_2/Node_21/Processor_83];0;null; 23 22;22;-1;cluster;4;1225670400;1225684800;1225684800;1225670400;1225670400;18000;3600;14400;3600;0;14400;0;0;0;0;0;0;[rack_1/BladeEnclosure_2/Node_22];[rack_1/BladeEnclosure_2/Node_22/Processor_87, rack_1/BladeEnclosure_2/Node_22/Processor_88, rack_1/BladeEnclosure_2/Node_22/Processor_85, rack_1/BladeEnclosure_2/Node_22/Processor_86];0;null; 24 23;23;-1;cluster;4;1225670400;1225681200;1225681200;1225670400;1225670400;14400;3600;10800;3600;0;10800;0;0;0;0;0;0;[rack_1/BladeEnclosure_2/Node_23];[rack_1/BladeEnclosure_2/Node_23/Processor_92, rack_1/BladeEnclosure_2/Node_23/Processor_91, rack_1/BladeEnclosure_2/Node_23/Processor_90, rack_1/BladeEnclosure_2/Node_23/Processor_89];0;null; 25 24;24;-1;cluster;4;1225670400;1225677600;1225677600;1225670400;1225670400;10800;3600;7200;3600;0;7200;0;0;0;0;0;0;[rack_1/BladeEnclosure_2/Node_24];[rack_1/BladeEnclosure_2/Node_24/Processor_95, rack_1/BladeEnclosure_2/Node_24/Processor_94, rack_1/BladeEnclosure_2/Node_24/Processor_96, rack_1/BladeEnclosure_2/Node_24/Processor_93];0;null; 26 25;25;-1;cluster;4;1225670400;1225677600;1225677600;1225670400;1225670400;10800;3600;7200;3600;0;7200;0;0;0;0;0;0;[rack_1/BladeEnclosure_2/Node_25];[rack_1/BladeEnclosure_2/Node_25/Processor_100, rack_1/BladeEnclosure_2/Node_25/Processor_98, rack_1/BladeEnclosure_2/Node_25/Processor_97, rack_1/BladeEnclosure_2/Node_25/Processor_99];0;null; 27 26;26;-1;cluster;4;1225674000;1225681200;1225681200;1225674000;1225674000;14400;7200;7200;7200;0;7200;0;0;0;0;0;0;[rack_1/BladeEnclosure_1/Node_1];[rack_1/BladeEnclosure_1/Node_1/Processor_4, rack_1/BladeEnclosure_1/Node_1/Processor_3, rack_1/BladeEnclosure_1/Node_1/Processor_2, rack_1/BladeEnclosure_1/Node_1/Processor_1];0;null; 28 27;27;-1;cluster;4;1225674000;1225681200;1225681200;1225674000;1225674000;14400;7200;7200;7200;0;7200;0;0;0;0;0;0;[rack_1/BladeEnclosure_1/Node_3];[rack_1/BladeEnclosure_1/Node_3/Processor_10, rack_1/BladeEnclosure_1/Node_3/Processor_11, rack_1/BladeEnclosure_1/Node_3/Processor_12, rack_1/BladeEnclosure_1/Node_3/Processor_9];0;null; 29 28;28;-1;cluster;4;1225674000;1225681200;1225681200;1225674000;1225674000;14400;7200;7200;7200;0;7200;0;0;0;0;0;0;[rack_1/BladeEnclosure_1/Node_4];[rack_1/BladeEnclosure_1/Node_4/Processor_15, rack_1/BladeEnclosure_1/Node_4/Processor_16, rack_1/BladeEnclosure_1/Node_4/Processor_13, rack_1/BladeEnclosure_1/Node_4/Processor_14];0;null; 30 29;29;-1;cluster;4;1225674000;1225684800;1225684800;1225674000;1225674000;18000;7200;10800;7200;0;10800;0;0;0;0;0;0;[rack_1/BladeEnclosure_1/Node_5];[rack_1/BladeEnclosure_1/Node_5/Processor_20, rack_1/BladeEnclosure_1/Node_5/Processor_17, rack_1/BladeEnclosure_1/Node_5/Processor_18, rack_1/BladeEnclosure_1/Node_5/Processor_19];0;null; 31 30;30;-1;cluster;4;1225675800;1225683000;1225683000;1225675800;1225675800;16200;9000;7200;9000;0;7200;0;0;0;0;0;0;[rack_1/BladeEnclosure_1/Node_9];[rack_1/BladeEnclosure_1/Node_9/Processor_33, rack_1/BladeEnclosure_1/Node_9/Processor_36, rack_1/BladeEnclosure_1/Node_9/Processor_35, rack_1/BladeEnclosure_1/Node_9/Processor_34];0;null; 32 31;31;-1;cluster;4;1225675800;1225686600;1225686600;1225675800;1225675800;19800;9000;10800;9000;0;10800;0;0;0;0;0;0;[rack_1/BladeEnclosure_1/Node_13];[rack_1/BladeEnclosure_1/Node_13/Processor_51, rack_1/BladeEnclosure_1/Node_13/Processor_52, rack_1/BladeEnclosure_1/Node_13/Processor_50, rack_1/BladeEnclosure_1/Node_13/Processor_49];0;null; 33 32;32;-1;cluster;4;1225675800;1225683000;1225683000;1225675800;1225675800;16200;9000;7200;9000;0;7200;0;0;0;0;0;0;[rack_1/BladeEnclosure_2/Node_26];[rack_1/BladeEnclosure_2/Node_26/Processor_102, rack_1/BladeEnclosure_2/Node_26/Processor_103, rack_1/BladeEnclosure_2/Node_26/Processor_104, rack_1/BladeEnclosure_2/Node_26/Processor_101];0;null; 34 33;33;-1;cluster;4;1225675800;1225686600;1225686600;1225675800;1225675800;19800;9000;10800;9000;0;10800;0;0;0;0;0;0;[rack_1/BladeEnclosure_2/Node_27];[rack_1/BladeEnclosure_2/Node_27/Processor_108, rack_1/BladeEnclosure_2/Node_27/Processor_107, rack_1/BladeEnclosure_2/Node_27/Processor_106, rack_1/BladeEnclosure_2/Node_27/Processor_105];0;null; 35 34;34;-1;cluster;4;1225676400;1225690800;1225690800;1225676400;1225676400;24000;9600;14400;9600;0;14400;0;0;0;0;0;0;[rack_1/BladeEnclosure_2/Node_28];[rack_1/BladeEnclosure_2/Node_28/Processor_110, rack_1/BladeEnclosure_2/Node_28/Processor_111, rack_1/BladeEnclosure_2/Node_28/Processor_112, rack_1/BladeEnclosure_2/Node_28/Processor_109];0;null; 36 35;35;-1;cluster;4;1225676400;1225690800;1225690800;1225676400;1225676400;24000;9600;14400;9600;0;14400;0;0;0;0;0;0;[rack_1/BladeEnclosure_3/Node_29];[rack_1/BladeEnclosure_3/Node_29/Processor_116, rack_1/BladeEnclosure_3/Node_29/Processor_115, rack_1/BladeEnclosure_3/Node_29/Processor_114, rack_1/BladeEnclosure_3/Node_29/Processor_113];0;null; 37 36;36;-1;cluster;4;1225677600;1225706400;1225706400;1225677600;1225677600;39600;10800;28800;10800;0;28800;0;0;0;0;0;0;[rack_1/BladeEnclosure_1/Node_6];[rack_1/BladeEnclosure_1/Node_6/Processor_21, rack_1/BladeEnclosure_1/Node_6/Processor_23, rack_1/BladeEnclosure_1/Node_6/Processor_22, rack_1/BladeEnclosure_1/Node_6/Processor_24];0;null; 38 37;37;-1;cluster;4;1225677600;1225684800;1225684800;1225677600;1225677600;18000;10800;7200;10800;0;7200;0;0;0;0;0;0;[rack_1/BladeEnclosure_1/Node_10];[rack_1/BladeEnclosure_1/Node_10/Processor_40, rack_1/BladeEnclosure_1/Node_10/Processor_37, rack_1/BladeEnclosure_1/Node_10/Processor_39, rack_1/BladeEnclosure_1/Node_10/Processor_38];0;null; 39 38;38;-1;cluster;4;1225677600;1225699200;1225699200;1225677600;1225677600;32400;10800;21600;10800;0;21600;0;0;0;0;0;0;[rack_1/BladeEnclosure_2/Node_20];[rack_1/BladeEnclosure_2/Node_20/Processor_78, rack_1/BladeEnclosure_2/Node_20/Processor_79, rack_1/BladeEnclosure_2/Node_20/Processor_77, rack_1/BladeEnclosure_2/Node_20/Processor_80];0;null; 40 39;39;-1;cluster;4;1225677600;1225706400;1225706400;1225677600;1225677600;39600;10800;28800;10800;0;28800;0;0;0;0;0;0;[rack_1/BladeEnclosure_2/Node_21];[rack_1/BladeEnclosure_2/Node_21/Processor_84, rack_1/BladeEnclosure_2/Node_21/Processor_81, rack_1/BladeEnclosure_2/Node_21/Processor_82, rack_1/BladeEnclosure_2/Node_21/Processor_83];0;null; 41 40;40;-1;cluster;4;1225677600;1225684800;1225684800;1225677600;1225677600;18000;10800;7200;10800;0;7200;0;0;0;0;0;0;[rack_1/BladeEnclosure_2/Node_24];[rack_1/BladeEnclosure_2/Node_24/Processor_95, rack_1/BladeEnclosure_2/Node_24/Processor_94, rack_1/BladeEnclosure_2/Node_24/Processor_96, rack_1/BladeEnclosure_2/Node_24/Processor_93];0;null; 42 41;41;-1;cluster;4;1225677600;1225699200;1225699200;1225677600;1225677600;32400;10800;21600;10800;0;21600;0;0;0;0;0;0;[rack_1/BladeEnclosure_2/Node_25];[rack_1/BladeEnclosure_2/Node_25/Processor_100, rack_1/BladeEnclosure_2/Node_25/Processor_98, rack_1/BladeEnclosure_2/Node_25/Processor_97, rack_1/BladeEnclosure_2/Node_25/Processor_99];0;null; 43 42;42;-1;cluster;4;1225678400;1225703600;1225703600;1225678400;1225678400;36800;11600;25200;11600;0;25200;0;0;0;0;0;0;[rack_1/BladeEnclosure_3/Node_30];[rack_1/BladeEnclosure_3/Node_30/Processor_120, rack_1/BladeEnclosure_3/Node_30/Processor_117, rack_1/BladeEnclosure_3/Node_30/Processor_118, rack_1/BladeEnclosure_3/Node_30/Processor_119];0;null; 44 43;43;-1;cluster;4;1225678400;1225692800;1225692800;1225678400;1225678400;26000;11600;14400;11600;0;14400;0;0;0;0;0;0;[rack_1/BladeEnclosure_3/Node_31];[rack_1/BladeEnclosure_3/Node_31/Processor_123, rack_1/BladeEnclosure_3/Node_31/Processor_124, rack_1/BladeEnclosure_3/Node_31/Processor_121, rack_1/BladeEnclosure_3/Node_31/Processor_122];0;null; 45 44;44;-1;cluster;4;1225678400;1225685600;1225685600;1225678400;1225678400;18800;11600;7200;11600;0;7200;0;0;0;0;0;0;[rack_1/BladeEnclosure_3/Node_32];[rack_1/BladeEnclosure_3/Node_32/Processor_125, rack_1/BladeEnclosure_3/Node_32/Processor_127, rack_1/BladeEnclosure_3/Node_32/Processor_126, rack_1/BladeEnclosure_3/Node_32/Processor_128];0;null; 46 45;45;-1;cluster;4;1225678400;1225703600;1225703600;1225678400;1225678400;36800;11600;25200;11600;0;25200;0;0;0;0;0;0;[rack_1/BladeEnclosure_3/Node_33];[rack_1/BladeEnclosure_3/Node_33/Processor_131, rack_1/BladeEnclosure_3/Node_33/Processor_130, rack_1/BladeEnclosure_3/Node_33/Processor_132, rack_1/BladeEnclosure_3/Node_33/Processor_129];0;null; 47 46;46;-1;cluster;4;1225678400;1225692800;1225692800;1225678400;1225678400;26000;11600;14400;11600;0;14400;0;0;0;0;0;0;[rack_1/BladeEnclosure_3/Node_34];[rack_1/BladeEnclosure_3/Node_34/Processor_133, rack_1/BladeEnclosure_3/Node_34/Processor_134, rack_1/BladeEnclosure_3/Node_34/Processor_135, rack_1/BladeEnclosure_3/Node_34/Processor_136];0;null; 48 47;47;-1;cluster;4;1225678400;1225689200;1225689200;1225678400;1225678400;22400;11600;10800;11600;0;10800;0;0;0;0;0;0;[rack_1/BladeEnclosure_3/Node_35];[rack_1/BladeEnclosure_3/Node_35/Processor_137, rack_1/BladeEnclosure_3/Node_35/Processor_138, rack_1/BladeEnclosure_3/Node_35/Processor_139, rack_1/BladeEnclosure_3/Node_35/Processor_140];0;null; 49 48;48;-1;cluster;4;1225679000;1225704200;1225704200;1225679000;1225679000;37400;12200;25200;12200;0;25200;0;0;0;0;0;0;[rack_1/BladeEnclosure_3/Node_36];[rack_1/BladeEnclosure_3/Node_36/Processor_141, rack_1/BladeEnclosure_3/Node_36/Processor_144, rack_1/BladeEnclosure_3/Node_36/Processor_143, rack_1/BladeEnclosure_3/Node_36/Processor_142];0;null; 50 49;49;-1;cluster;4;1225679000;1225686200;1225686200;1225679000;1225679000;19400;12200;7200;12200;0;7200;0;0;0;0;0;0;[rack_1/BladeEnclosure_3/Node_37];[rack_1/BladeEnclosure_3/Node_37/Processor_147, rack_1/BladeEnclosure_3/Node_37/Processor_148, rack_1/BladeEnclosure_3/Node_37/Processor_145, rack_1/BladeEnclosure_3/Node_37/Processor_146];0;null; 51 50;50;-1;cluster;4;1225679000;1225689800;1225689800;1225679000;1225679000;23000;12200;10800;12200;0;10800;0;0;0;0;0;0;[rack_1/BladeEnclosure_3/Node_38];[rack_1/BladeEnclosure_3/Node_38/Processor_151, rack_1/BladeEnclosure_3/Node_38/Processor_152, rack_1/BladeEnclosure_3/Node_38/Processor_150, rack_1/BladeEnclosure_3/Node_38/Processor_149];0;null;
Note: See TracChangeset
for help on using the changeset viewer.